Contemporary Design of Logic BIST using non Linear S-Box Function as PPRG
Puppala Mounika1, Damarla Paradhasaradhi2
1Puppala Mounika, Department of ECE, Koneru Lakshmaiah Educational Foundation, Vaddeswaram, Guntur (Andhra Pradesh), India.
2Damarla Paradhasaradhi, Department of ECE, Koneru Lakshmaiah Educational Foundation, Vaddeswaram, Guntur (Andhra Pradesh), India.
Manuscript received on 18 April 2019 | Revised Manuscript received on 25 April 2019 | Manuscript published on 30 April 2019 | PP: 624-629 | Volume-8 Issue-4, April 2019 | Retrieval Number: D6729048419/19©BEIESP
Open Access | Ethics and Policies | Cite | Mendeley | Indexing and Abstracting
© The Authors. Blue Eyes Intelligence Engineering and Sciences Publication (BEIESP). This is an open access article under the CC-BY-NC-ND license (http://creativecommons.org/licenses/by-nc-nd/4.0/)
Abstract: Built-In Self-Test is a design for testability (DFT) method used for testing integrated circuits. It provides to test both logic circuits and memory cores in a system. For testing a logic circuit we need test vectors. This paper describes about Pseudo pattern random number generator used in BIST scheme to generate test patterns. In some applications requirement of test patterns will be more in that case a simple LFSR based LBIST is unsatisfactory. In this paper an alternative method is used for the generation of more test patterns. This can be achieved by a non linear function that is Substitution Box in combination with LFSR known as S-box based random number source. This feature empowers it for utilizing in Logic BIST and Memory BIST architecture. Functionality of LFSR, S-box based random number generator and LBIST structures are verified using Xilinx Vivado 18.2 tool.
Keywords: Logic Built-In Self-Test (LBIST), Memory BIST, Substitution Box, Random Number Generator (RNG).
Scope of the Article: Fuzzy Logics