FPGA Implementation And Analysis Of RC7 Algorithm Using Reversible Logic Gates
Shailaja A.1, Krishnamurthy G.N2

1Shailaja A, Department of Computer science and Engineering, Visvesvaraya Technological University, Belagavi, Karnataka.
2Dr. Krishnamurthy G.N., Principal, B N M Institute of Technology, Bangalore, India.
Manuscript received on July 20, 2019. | Revised Manuscript received on August 10, 2019. | Manuscript published on August 30, 2019. | PP: 769-776 | Volume-8 Issue-6, August 2019. | Retrieval Number: F7993088619/2019©BEIESP | DOI: 10.35940/ijeat.F7993.088619
Open Access | Ethics and Policies | Cite | Mendeley
© The Authors. Blue Eyes Intelligence Engineering and Sciences Publication (BEIESP). This is an open access article under the CC BY-NC-ND license (http://creativecommons.org/licenses/by-nc-nd/4.0/)

Abstract: Lightweight cryptography is one of the efficient technologies that permit the confidentiality of communication through an insecure channel. Recently, several researchers have made a study on a lightweight block cipher in the field of cryptography. In this research paper we have concentrated on the design of lightweight block cipher with its performance evaluation and security analysis. We introduce RC7-RLGC algorithm, an FPGA implementation of Rivest’s Cipher 7 (RC7) algorithm using reversible logic gates to encrypt the messages. The pseudorandom numbers are generated in Reversible Logic Gates Circuits (RLGCs) are used as key; this minimizes the resource utilization in encryption process. The proposed RC7-RLGC architecture has occupied less FPGA device utilization on LP-Virtex-6 device. It has occupied 13.04 % of LUTs, 10 % of flip-flops and 36.363 % of slices less than the existing RC7 algorithm.
Keywords: Light Weight Cryptography, LBCs, Encryption, Decryption, RC-7, Reversible Logic Gates, FPGA.