Design and Analysis of Multiplexer Based 4-Bit Flash ADC
E. Vijaya Babu1, Y. Syamala2
1E. Vijaya Babu, Research Scholar, JNTUK, Kakinada (Andhra Pradesh), India.
2Dr. Y. Syamala, Department of ECE, Gudlavalleru Engineering College, Gudlavalleru, India.
Manuscript received on 15 September 2019 | Revised Manuscript received on 24 September 2019 | Manuscript Published on 10 October 2019 | PP: 797-802 | Volume-8 Issue-6S2, August 2019 | Retrieval Number: F12020886S219/19©BEIESP | DOI: 10.35940/ijeat.F1202.0886S219
Open Access | Editorial and Publishing Policies | Cite | Mendeley | Indexing and Abstracting
© The Authors. Blue Eyes Intelligence Engineering and Sciences Publication (BEIESP). This is an open access article under the CC-BY-NC-ND license (http://creativecommons.org/licenses/by-nc-nd/4.0/)
Abstract: In reality, signals exist in analog format. The digital circuits are more convenient than analog circuits with respect to processing speed and efficiency in transmission. Hence there is a great demand for ADC converters. The typical Flash ADC contains resistor ladder circuit, comparator and code converter. The most advantageous parameter of Flash ADC is its speed. Hence it can be used in variety of applications such as micro electronics, wireless sensor networks, transceivers. Flash ADC still suffers from minimum resolution and consumes large amount of power. However these are due to its complexity in terms of chip area requirement in comparison with other ADCs. This new technique of four bit Flash ADC using TIQ comparator is implemented here. Here, a comparison is brought between the input signals with internal built threshold using TIQ comparators. It avoids the too much resistor usage in ladder network. In general, 2N -1 number of TIQ comparators is required to design N-bit flash ADC. TIQ output was encoded into binary by an encoder. A new MUX based encoding technique has been used to enhance the conversion speed for achieving highest sampling rate with low power dissipation. The design is simulated in Mentor Graphics environment using 130nm technology and result shows a deep reduce in the power consumption i.e.0.833µW and conversion speed 15.393ns for 4-bit ADC.
Keywords: Parallel Type of ADC, Multiplexer, CMOS Comparator, Power Consumption.
Scope of the Article: Pattern Recognition and Analysis