A High-Speed BCD Adder using Single 4-Bit Binary Adder and Detector Circuit
G. Ragunath1, R. Sakthivel2

1G. Ragunath, Micro and Nano, Vellore Institute of Technology, Vellore (Tamil Nadu), India.
2R. Sakthivel, Micro and Nano, Vellore Institute of Technology, Vellore (Tamil Nadu), India.

Manuscript received on 18 June 2019 | Revised Manuscript received on 25 June 2019 | Manuscript published on 30 June 2019 | PP: 1994-1999 | Volume-8 Issue-5, June 2019 | Retrieval Number: E7656068519/19©BEIESP
Open Access | Ethics and Policies | Cite | Mendeley | Indexing and Abstracting
© The Authors. Blue Eyes Intelligence Engineering and Sciences Publication (BEIESP). This is an open access article under the CC-BY-NC-ND license (http://creativecommons.org/licenses/by-nc-nd/4.0/)

Abstract: In finance transactions and tax calculation the binary coded adder (BCD) are preferred than binary adders. The conventional BCD adder has two four-bit binary adders. One is used for finding the binary-sum and the other for the decimal sum. The conventional BCD adder has a huge carry delay due to the presence of a four-bit binary adder in the binary-sum stage. The technique proposed in this work provides a solution for this problem. In the proposed design, only one four-bit binary adder is used at the end of the process. A new method is proposed for determining the decimal carry of the BCD adder. The feature of the proposed design is that the decimal carry is calculated in two gate delays, except for the first digit. The synthesis results show that the proposed circuit generates the final sum around 3.5 times faster than conventional 32-digit BCD adder. The proposed design provides an area overhead of 0.68 times the conventional, while the power consumption remains the same.
Keywords: BCD adder, Decimal adder, High speed, Low -Power.

Scope of the Article: Low-power design