Implementation of Power Optimized Binary Multiplier Based On Fast Binary Counters Using Symmetric Stacking
1J. Selvakumar, Associate Professor, Department of ECE., SRMIST, Kattankulathur, Kancheepuram (Tamil Nadu), India.
2S.Siddharth, PG Student, Department of ECE, SRMIST, kattankulathur, Kancheepuram (Tamil Nadu), India.
Manuscript received on 18 June 2019 | Revised Manuscript received on 25 June 2019 | Manuscript published on 30 June 2019 | PP: 936-941 | Volume-8 Issue-5, June 2019 | Retrieval Number: E7038068519/19©BEIESP
Open Access | Ethics and Policies | Cite | Mendeley | Indexing and Abstracting
© The Authors. Blue Eyes Intelligence Engineering and Sciences Publication (BEIESP). This is an open access article under the CC-BY-NC-ND license (http://creativecommons.org/licenses/by-nc-nd/4.0/)
Abstract: The objective of this work is to introduce a high speed binary counters based on symmetric stacking which is used to design the modified booth multiplier for generation of fast partial products. Using the proposed fast binary counters technique we have devised a strategy for partial product reduction in complex multiplier circuits. By reducing the multiplier partial product complexity, which lead to significant reduction in area and power of the proposed multiplier design.The implementation of 8-bit and 16-bit booth multiplier has been carried out using 90 nm technology in cadence Innovus environment . The Synthesis results states that using proposed fast binary counter technique the area is reduced by 12% and the power is optimized by 8%.
Keywords: Counter, Multiplier, Netlist, Physical Design
Scope of the Article: Discrete Optimization