VLSI Implementation of Digital Filter using Novel RTSD Adder and Booth Multiplier
Debasis Behera1, Asutosh Patnaik2, Prabhat Kumar Barik3, Girija Sankar Rath4

1Debasis Behera*,  Asst. Professor, Dept. of Applied Electronics and Instrumentation, C. V. Raman College of Engg. Bhubaneswar, India.
2Asutosh Patnaik, Assistant Professor, Dept. of Applied Electronics and Instrumentation Engineering, C. V. Raman College of Engineering, Bhubaneswar, India.
3Prabhat Kumar Barik,  Assistant Professor, Dept. of Electronics and Instrumentation Engineering, CET, Bhubaneswar, India.
4Dr. Girija Sankar Rath, Professor, NIT, Rourkela, Odisha, India.
Manuscript received on January 22, 2020. | Revised Manuscript received on February 05, 2020. | Manuscript published on February 29, 2020. | PP: 4131-4139 | Volume-9 Issue-3, February 2020. | Retrieval Number:  C6562029320/2020©BEIESP | DOI: 10.35940/ijeat.C6562.029320
Open Access | Ethics and Policies | Cite | Mendeley
© The Authors. Blue Eyes Intelligence Engineering and Sciences Publication (BEIESP). This is an open access article under the CC BY-NC-ND license (http://creativecommons.org/licenses/by-nc-nd/4.0/)

Abstract: Finite Impulse Response (FIR) filters are most important element in signal processing and communication. Area and speed optimization are the essential necessities of FIR filter design. This work looks at the design of Finite Impulse Response (FIR) filters from an arithmetic perspective. Since the fundamental arithmetic operations in the convolution equations are addition and multiplication, they are the objectives of the design analysis. For multiplication, Booth encoding is utilized in order to lessen the quantity of partial products. Consequently, considering carry-propagation free addition strategies should improve the addition operation of the filter. The redundant ternary signed-digit (RTSD) number framework is utilized to speedup addition in the filter. The redundant ternary representation utilizes more bits than required to denote the single binary digit because of which most numbers have several representations. This special behavior of RTSD allows the addition along with the absence of typical carry propagation. Xilinx ISE design suite 14.5 is used for the design and validation of proposed method. From the implementation result, the proposed design of FIR filter is compared with other conventional techniques to show the better performance by means of power, area and delay.
Keywords: Finite Impulse Response (FIR) filters, Redundant Ternary Signed-Digit (RTSD) adder, Booth Multiplier, low power and delay.