Low Power FPGA Implementation of Multi-View Video Coding with Hybrid Compression and Decompression Algorithm
Shaik Rahimunnisha1, Ghanta Sudhavani2

1Shaik Rahimunnisha*, Reseach Scholar, Department of ECE, Acharya Nagarjuna University, Gunture, Andhra Pradesh, India.
2Dr. Ghanta Sudhavani, Professor, Department of ECE, RVR & JC College of Engineering, Chowdavaram, Andhra Pradesh, India
Manuscript received on January 26, 2020. | Revised Manuscript received on February 05, 2020. | Manuscript published on February 30, 2020. | PP: 2395-2403 | Volume-9 Issue-3, February 2020. | Retrieval Number: C5495029320/2020©BEIESP | DOI: 10.35940/ijeat.C5495.029320
Open Access | Ethics and Policies | Cite | Mendeley
© The Authors. Blue Eyes Intelligence Engineering and Sciences Publication (BEIESP). This is an open access article under the CC BY-NC-ND license (http://creativecommons.org/licenses/by-nc-nd/4.0/)

Abstract: The video is one of the most useful and most appealing medium to represent some information. More usage of digital multi-media via communications media, wireless communications, intranet, internet and cellular mobile leads to the uncontrollable growth of data in media. The video compression technique is used in this research work to improve the processing speed of the entire system. In this work, Low Cost – Multi Video Coding – Hybrid Compression and Decompression (LC-MVC-HCD) method is used to reduce computation complexity. The combinational of Discrete Wavelet Transform (DWT) and Discrete Cosine Transform (DCT) algorithms are denoted as hybrid algorithm. Based on this hybrid algorithm, the compression process is performing which improves the video coding efficiency of MVC. The LC-MVC-HCD methodwas implemented in the Matlab, Xilinx and Cadence tool. In Application Specific Integrated Circuit (ASIC) implementation, the area, power, and delay minimized by using the cadence encounter tool with 180nm and 45nm technology. In Field Programmable Gate Array (FPGA) implementation, the number of Lookup Tables (LUTs), slice, and flip-flop are minimized based on two different kinds of Virtex devices such as Virtex -6 and Virtex-7. In Matlab, Peak Signal to Noise Ratio (PSNR), computational time and bit error rate were analyzed for the LC-MVC-HCD method. The experimental outcome showed that the proposed methodology has improved performance ASIC and FPGA up to 2-3% compared to existing methods like Direct mode decision MVC and LC-MVC-DWT.
Keywords: Hybrid Compression and Decompression, Multi Video Coding, Two Dimensional Discrete Wavelet Transform, Discrete Cosine Transform