Design of a Sampler circuit for Flash ADC using 45nm Technology
Vanitha Soman1, Sudhakar S Mande2

1Vanitha Soman, Electronics and Telecommunication Engineering, Terna Engineering College, Mumbai University, Navi Mumbai, India.
2Sudhakar S Mande, Professor, Electronics and Telecommunication Engineeing, Don Bosco Institute of technology, Mumbai, India.
Manuscript received on November 26, 2019. | Revised Manuscript received on December 30, 2019. | Manuscript published on December 30, 2019. | PP: 5363-5367  | Volume-9 Issue-2, December, 2019. | Retrieval Number: B3915129219/2019©BEIESP | DOI: 10.35940/ijeat.B3915.129219
Open Access | Ethics and Policies | Cite | Mendeley
© The Authors. Blue Eyes Intelligence Engineering and Sciences Publication (BEIESP). This is an open access article under the CC BY-NC-ND license (

Abstract: This paper presents design of a sampler circuit for folding flash ADC. There is a desire for Low power high performance ADC for communication. For low power the size of the ADC should be minimized and for the fast performance flash can be used. Hence to reduce the number of transistors in flash ADC folding network is proposed here. Sampling is the important technique used in the ADC part. In this discussion the sampler circuit includes a differential track and hold switch followed by a variable gain amplifier with a gain of 1 db, a buffer and a folding network. An input voltage of1 V and the sampling frequency of 1GS/s is applied to the sampler circuit. Effective number of bits of more than 5.7 bits is achieved also THD is below -35db in VGA. Buffer achieves a ENOB of 10bits with THD less than -65db. This sampler circuit is designed with the technology of 45nm for coherent sampling. Worst case SNDR is calculated.
Keywords: Variable gain amplifier (VGA), buffer, Effective number of bits (ENOB), Total harmonic distortion (THD).