Built In Self Repair for Embedded Sram Using Selectable Redundancy
K. Pramod Kumar1, P. Anitha2, M. C. P Jagdissh3
1K.Pramod Kumar, ECE Dept, MREC, Secunderabad, India.
2P.Anitha , ECE Dept, MREC, Secunderabad, India.
3Dr. M. C. P Jagdissh, HOD, ECE Dept. MREC, Secunderabad, India.
Manuscript received on November 25, 2013. | Revised Manuscript received on December 15, 2013. | Manuscript published on December 30, 2013. | PP: 66-69 | Volume-3, Issue-2, December 2013. | Retrieval Number: B2362123213/2013©BEIESP
Open Access | Ethics and Policies | Cite
© The Authors. Blue Eyes Intelligence Engineering and Sciences Publication (BEIESP). This is an open access article under the CC BY-NC-ND license (http://creativecommons.org/licenses/by-nc-nd/4.0/)
Abstract: Built-in self-test (BIST) refers to those testing techniques where additional hardware is added to a design so that testing is accomplished without the aid of external hardware. Usually, a pseudo-random generator is used to apply test vectors to the circuit under test and a data compactor is used to produce a signature. To increase the reliability and yield of embedded memories, many redundancy mechanisms have been proposed. All the redundancy mechanisms bring penalty of area and complexity to embedded memories design. Considered that compiler is used to configure SRAM for different needs, the BISR had better bring no change to other modules in SRAM. To solve the problem, a new redundancy scheme is proposed in this paper. Some normal words in embedded memories can be selected as redundancy instead of adding spare words, spare rows, spare columns or spare blocks. Built-In Self-Repair (BISR) with Redundancy is an effective yield-enhancement strategy for embedded memories. This paper proposes an efficient BISR strategy which consists of a Built-In Self-Test (BIST) module, a Built-In Address-Analysis (BIAA) module and a Multiplexer (MUX) module. The BISR is designed flexible that it can provide four operation modes to SRAM users. Each fault address can be saved only once is the feature of the proposed BISR strategy. In BIAA module, fault addresses and redundant ones form a one-to-one mapping to achieve a high repair speed. Besides, instead of adding spare words, rows, columns or blocks in the SRAMs, users can select normal words as redundancy.
Keywords: SRAM, (SISR), (BIAA), (MUX), SRAMs.