Built In Self Repair for Embedded Sram Using Selectable Redundancy

K. Pramod Kumar, P. Anitha, M. C. P Jagdissh

Abstract—Built-in self-test (BIST) refers to those testing techniques where additional hardware is added to a design so that testing is accomplished without the aid of external hardware. Usually, a pseudo-random generator is used to apply test vectors to the circuit under test and a data compactor is used to produce a signature.

To increase the reliability and yield of embedded memories, many redundancy mechanisms have been proposed. All the redundancy mechanisms bring penalty of area and complexity to embedded memories design. Considered that compiler is used to configure SRAM for different needs, the BISR had better bring no change to other modules in SRAM. To solve the problem, a new redundancy scheme is proposed in this paper. Some normal words in embedded memories can be selected as redundancy instead of adding spare words, spare rows, spare columns or spare blocks.

Built-In Self-Repair (BISR) with Redundancy is an effective yield-enhancement strategy for embedded memories. This paper proposes an efficient BISR strategy which consists of a Built-In Self-Test (BIST) module, a Built-In Address-Analysis (BIAA) module and a Multiplexer (MUX) module. The BISR is designed flexible that it can provide four operation modes to SRAM users. Each fault address can be saved only once is the feature of the proposed BISR strategy. In BIAA module, fault addresses and redundant ones form a one-to-one mapping to achieve a high repair speed. Besides, instead of adding spare words, rows, columns or blocks in the SRAMs, users can select normal words as redundancy.

Keywords- SRAM, (SISR), (BIAA), (MUX), SRAMs.

I. INTRODUCTION

Built-in Self Test, or BIST, is the technique of designing additional hardware and software features into integrated circuits to allow them to perform self-testing, i.e., testing of their own operation (functionally, parametrically, or both) using their own circuits, thereby reducing dependence on an external automated test equipment (ATE).

Nowadays, the area occupied by embedded memories in System-on-Chip (SoC) is over 90%, and expected to rise up to 94% by 2014. Thus, the performance and yield of embedded memories will dominate that of SoCs. However, memory fabrication yield is limited largely by random defects, random oxide pinholes, random leakage defects, gross processing and assembly faults, specific processing faults, misalignments, gross photo defects and other faults and defects.

II. FAULT MODELS, TEST ALGORITHMS AND BIST

To increase the reliability and yield of embedded memories, many redundancy mechanisms have been proposed. Both redundant rows and columns are incorporated into the memory array. The spare words, rows, and columns are added into the word-oriented memory cores as redundancy. All these redundancy mechanisms bring penalty of area and complexity to embedded memories design. Considered that compiler is used to configure SRAM for different needs, the BISR had better bring no change to other modules in SRAM. To solve the problem, a new redundancy scheme is proposed in this paper. Some normal words in embedded memories can be selected as redundancy instead of adding spare words, spare rows, spare columns or spare blocks.

Memory test is necessary before using redundancy to repair. Design for test (DFT) techniques proposed in 1970 improves the testability by including additional circuitry. The DFT circuitry controlled through a BIST circuitry is more saving and efficient compared to that controlled by the external tester (ATE). However, memory BIST does not address the loss of parts due to manufacturing defects but only the screening aspects of the manufactured parts. BISR techniques aim at testing embedded memories, saving the fault addresses and replacing them with redundancy. All the previous BISR techniques can repair memories, but they didn’t tell us how to avoid storing fault address more than once. This paper proposes an efficient BISR strategy which can store each fault address only once.

The rest of this paper is organized as follows. Section II outlines SRAM fault models, test algorithms and BIST design. Section III introduces the proposed BISR strategy. We present the details of the proposed BISR strategy including the architectures, procedures and the features. In section IV, the experimental results are reported. Finally, Section V concludes this paper.

Keywords— Built In Self Test (BIST), Built In Repair (BISR), Address Faults, Data Retention Faults, Stuck-at Faults, Stuck-open Faults, Bridge Coupling Faults, Idempotent Coupling Faults, State Coupling Faults, Data Retention Faults, Transition Faults.

Manuscript received December, 2013.

K.Pramod Kumar, ECE dept., MREC, Secunderabad, India.
P.Anitha, ECE dept., MREC, Secunderabad, India.
Dr. M. C. P Jagdissh, HOD, ECE dept. MREC, Secunderabad, India.
In this paper. Its er in accessed Otherwise, Normal ex from these another users The A. is test BIST In M5 M4 Modular Redundancy Architecture

\[ * (r0; r0; w0; r0; w1) ; * (r1; r1; w1; r1; w0) ; \]
\[ M0 \]
\[ + (r0; r0; w0; r0; w1) ; + (r1; r1; w1; r1; w0) ; \]
\[ M1 M2 \]
\[ M3 M4 \]
\[ m (r0) g \]
\[ M5 \]

As shown in TABLE I, March C- has shorter test length but March SS has better fault coverage than March C+. So March SS has been chosen as BIST algorithm in this paper. Its algorithm steps are as follows:

As shown in Table 1, March C- has shorter test length but March SS has better fault coverage than March C-. So March SS has been chosen as BIST algorithm in this paper. Its algorithm steps are as follows:

\[ \text{f m (w0)} ; \]
\[ \text{M0} \]
\[ * (r0; r0; w0; r0; w1) ; * (r1; r1; w1; r1; w0) ; \]
\[ \text{M1 M2} \]
\[ + (r0; r0; w0; r0; w1) ; + (r1; r1; w1; r1; w0) ; \]
\[ \text{M3 M4} \]
\[ m (r0) g \]
\[ \text{M5} \]

In above steps, “up” represents executing SRAM addresses in ascending order while “down” in descending order. The BIST module in the paper refers to the MBISR design of Mentor Graphics. It mainly consists of a BIST controller, a test vector generator, an address generator and a comparator. It can indicate when memory test is done and weather there is fault in memory.

III. PROPOSED BISR STRATEGY

A. Redundancy Architecture

The proposed SRAM BISR strategy is flexible. The SRAM users can decide whether to use it by setting a signal. So the redundancy of the SRAM is designed to be selectable. In another word, some normal words in SRAM can be selected as redundancy if the SRAM needs to repair itself. We call these words Normal-Redundant words to distinguish them from the real normal ones. We take a 64 x 4 SRAM for example, as shown in Figure 1. There are 60 normal words and 4 Normal-Redundant words. When the BISR is used, the Normal-Redundant words are accessed as normal ones. Otherwise, the Normal- Redundant words can only be accessed when there are faults in normal words. In this case, the SRAM can only offer capacity of 60 words to users. This should be referred in SRAM manual in details.

![Figure 1. Architecture of redundancy in SRAM](image)

This kind of selectable redundancy architecture can save area and increase efficiency. After BISR is applied, other modules in SRAM can remain unchanged. Thus the selectable redundancy won’t bring any problem to SRAM compiler.

B. Overall BISR Architecture

![Figure 2. Proposed BISR Architecture](image)

The architecture of the proposed BISR strategy is shown in Figure 2. It consists of three parts: BIST module, BIAA module and MUX module. We call the SRAM with BISR a system. The BIST module uses March C- to test the addresses of the normal words in SRAM. It detects SRAM failures with a comparator that compares actual memory data with expected data. If there is a failure (compare_Q = 1), the current address is considered as a faulty address. The BIAA module can store faulty addresses in a memory named Fault_A_Mem. There is a counter in BIAA that counts the number of faulty addresses. When BISR is used (bisr_h = 1), the faulty addresses can be replaced with redundant addresses to repair the SRAM. The inputs of SRAM in different operation modes are controlled by the MUX module. In test mode (bisr_h = 1), the inputs of SRAM are generated in BISR while they are equal to system inputs in access mode (bisr_h = 0).
C. BISR procedure

Figure 3 shows the proposed BISR block diagram. The BISR starts by resetting the system (rst_1 = 0). After that if the system work in test mode, it goes into TEST phase. During this phase, the BIST module and BIAA module work in parallel. The BIST use March C- to test the normal addresses of SRAM. As long as any fault is detected by the BIST module, the faulty address will be sent to the BIAA module. Then the BIAA module checks whether the faulty address has been already stored in Fault-A-Mem. If the faulty address has not been stored, the BIAA stores it and the faulty address counter adds 1. Otherwise, the faulty address can be ignored. When the test is completed, there will be two conditions. If there is no fault or there are too many faults that overflow the redundancy capacity, BISR goes into COMPLETE phase. If there are faults in SRAM but without overflows, the system goes into REPAIR&TEST phase. The same as during TEST phase, the BIST module and BIAA module work at the same time in REPAIR&TEST phase. The BIAA module replaces the faulty addresses stored in Fault-A-Mem with redundant ones and the BIST module tests the SRAM again. There will be two results: repair fail or repair pass. By using the BISR, the users can pick out the SRAMs that can be repaired with redundancy or the ones with no fault.

D. Features of the BISR

Firstly, the BISR strategy is flexible. TABLE II lists the operation modes of SRAM. In access mode, SRAM users can decide whether the BISR is used base on their needs. If the BISR is needed, the Normal-Redundant words will be taken as redundancy to repair fault. If not, they can be accessed as normal words.

<table>
<thead>
<tr>
<th>Modes</th>
<th>Repair selection</th>
<th>Operation</th>
</tr>
</thead>
<tbody>
<tr>
<td>Test mode</td>
<td>Default: repair (brr = 1)</td>
<td>Access normal words.</td>
</tr>
<tr>
<td></td>
<td>Don’t repair (brr = 0)</td>
<td>Repair faults and test.</td>
</tr>
<tr>
<td></td>
<td>Repair (brr = 1)</td>
<td>Access normal words.</td>
</tr>
<tr>
<td></td>
<td>Don’t repair (brr = 0)</td>
<td>Repair faults and write read SRAM.</td>
</tr>
<tr>
<td>Access mode</td>
<td>Access Normal-Redundant and Normal Words.</td>
<td>Write read SRAM only.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Secondly, the BISR strategy is efficient. On one hand, the efficiency reflects on the selectable redundancy which is described as flexible above. No matter the BISR is applied or not, the Normal-Redundant words are used in the SRAM. It saves area and has high utilization. On the other hand, each fault address can be stored only once into Fault-A-Mem. As said before, March C- has 6 steps. In another word, the addresses will be read 5 times in one test. Some faulty addresses can be detected in more than one step. Take Stuck-at-0 fault for example, it can be detected in both 3rd and 5th steps. But the fault address shouldn’t be stored twice. So we propose an efficient method to solve the problem in BIAA module. Figure4 shows the flows of storing fault addresses. BIST detects whether the current address is faulty. If it is, BIAA checks whether the Fault -A-Mem overflows. If not, the current fault address should be compared with those already stored in Fault-A-Mem. Only if the faulty address isn’t equal to any address in Fault-A-Mem, it can be stored. To simplify the comparison, write a redundant address into Fault-A-Mem as background. In this case, the fault address can be compared with all the data stored in Fault-A-Mem no matter how many fault addresses have been stored.

At last, the BISR strategy is high-speed. As shown in Figure 4, once a fault address is stored in Fault-A-Mem, it points to a certain redundant address. The fault addresses and redundant ones form a one-to-one mapping. Using this method, the BISR can quickly get the corresponding redundant address to replace the faulty one. The proposed BISR was designed at RT level and it was synthesized to gate-level using Synopsys DC compiler. We use Cadence SOC Encounter to complete physical design of a 4Kx32SRAM with BISR. The post simulation results show that the frequency of SRAM with BISR is at least 150MHz. The SRAM was implemented based on a 55nm CMOS process. The 32 addresses form H⁷ FE0 to H⁷ FFF were selected as Normal-Redundant addresses. To verify the function of BISR, a Stuck-at-0 fault was set in the SRAM. Figure 5 shows the layout view of the SRAM with BISR circuitry. BISR brings about 20% area penalties.

V. CONCLUSIONS

An efficient BISR strategy for SRAM IP with selectable redundancy has been presented in this paper. It is designed flexible that users can select operation modes of SRAM. The BIAA module can avoid storing fault addresses more than...
Built In Self Repair for Embedded Sram Using Selectable Redundancy

once and can repair fault address quickly. The function of BISR has been verified by the post simulation. The BISR can work at up to 150MHz at the expense of 20% greater area.

ACKNOWLEDGMENT

I would like to thank our guide Mrs. P. Anitha, assistant Professor, Department of ECE for his valuable support in various ways. I express my sincere thanks to our Dr. M. Ch. P. Jagdish, Head of ECE Department for helping me in carrying out this project.

REFERENCES

[13] Pavlov, Andrei and Sachdev, Manoj, CMOS SRAM Circuit Design and Parametric Test in Nano-Scaled

K. Pramod Kumar, is presently pursuing final semester M.Tech in Digital Systems & Computer Electronics at Mallareddy Engineering college, Secunderabad. He received degree B.E in Electronics and communication From CBIT. His areas of interest are Communication systems, Signal Processing, VLSI, Digital systems.

P. Anitha, is presently working as a Assistant Professor in the department of Electronics and Communication Engineering, MREC, Secunderabad, Andhra Pradesh, India. She is having 2 years of teaching experience. Her areas of interest are Embedded systems, Image Processing, Digital systems.

Dr. M. J. C. Prasad, is presently working as a Head of the department of Electronics and Communication Engineering, MREC, Secunderabad, Andhra Pradesh, India. He is having 15 years of teaching experience. His areas of interest are Communication systems, Digital Systems, Image Processing, Digital signal processing, Advance DSP systems.