Black Box Model Based VLSI Hierarchical Floorplanning
Rajasekhara Reddy Kallam1, Srinivasulu Gundala2

1Rajasekhara Reddy Kallam, Electronics and Communication Engineering, Laki Reddy Bali Reddy College of Engineering (Autonomous), Mylavaram, Krishna Dt, Andra Prasesh India.
2Srinivasulu Gundala, Professor, Electronics and Communication Engineering , Laki Reddy Bali Reddy College of Engineering (Autonomous), Mylavaram, Krishna Dt, Andra Prasesh India.
Manuscript received on July 20, 2019. | Revised Manuscript received on August 10, 2019. | Manuscript published on August 30, 2019. | PP: 2604-2607 | Volume-8 Issue-6, August 2019. | Retrieval Number: F8754088619/2019©BEIESP | DOI: 10.35940/ijeat.F8754.088619
Open Access | Ethics and Policies | Cite | Mendeley
© The Authors. Blue Eyes Intelligence Engineering and Sciences Publication (BEIESP). This is an open access article under the CC BY-NC-ND license (

Abstract: Nowadays in VLSI number of transistors integrated on a single silicon chip is increasing day by day and the complexity of the design is increases tremendously. This makes very difficult for the designer and EDA tools. As number of instances increases the run time and memory for implementing the design increases. This will make more pressure on the designer because if product is not completed within the time to market company will lost so much of money. Floorplanning is the basic building step for any hierarchical physical design flow. Floorplanning is taking more amount of time in entire design hierarchical flow. If floorplanning is not good the entire design will take more time and it will increase a greater number of iterations to complete the design. In the top-level chip planning the quality of the floorplanning depends on the proper alignment of blocks and easy to meet the timing and congestion. To reduce memory size of CPU and run time, in this project we are using a method of Backbox model based top level hierarchical floorplanning based physical design. The main aim of this project is to reduce the number of instances which are not necessary in the top level chip floor planning which reduces peak memory for the design and also reducing CPU run time for getting proper prototype design in the top level ASIC design and estimate the congestion in the design at initial stage and modify floor planning to obtain quality of prototype model in the floorplanning. This project is designed on cadence encounter tool.
Keywords: Heirarchical floorplanning, Blackbox model, Instances, VLSI, Physical design.