Implementation of 2D-DCT as an Efficient Accelerator for HEVC Video CODEC

Sumalatha. S, Rajeswari

Abstract: Programmable architectures like GPU based embedded system for video and imaging applications are widely used due to their high performance, as they allow flexibility for running customized functions. However these architectures do not allow reconfiguration of the architecture at run time and optimization of the hardware resources. This paper explores the FPGA based architecture suitable for all video CODEC standards used in multimedia applications which is both programmable and reconfigurable. The proposed architecture demonstrates an accelerator to perform two dimensional 8×8 discrete Cosine Transform (DCT) and Inverse Discrete Cosine Transform (IDCT). The accelerator can be reconfigured to compute higher order two-dimensional DCT/IDCT according to different system requirements and is implemented on Xilinx Zynq evaluation board 7vx48altfg1157-1. The architecture is found to have a high scalability in terms of power and area. The synthesis results reads, 48% improvement in both dynamic and static power consumption, with optimal hardware utilization suitable for high performance video CODECs.

Keywords: Accelerator, DCT/IDCT, Micro-architecture, HEVC, Instruction Level Programming (ILP), VLIW, SIMD.

I. INTRODUCTION

The two main video codec standard organizations ITU-T VCEG (Video Coding Expert Group) and ISO/IEC MPEG (Moving Picture Expert Group) in collaboration brought out the H.262/MPEG-2 Video and H.264/MPEG-4 Advanced Video Coding (AVC) standards. The two standards had a prominent impact and have been widely used in a wide variety of products. Series of efforts have been made to maximize compression capability and improve other characteristics like data loss, robustness, while considering the usage of computational resources to aid additional applications with extended-range, enhanced precision and color format support, scalable video coding, and 3-D/stereo/multi-view video coding. In this regard, a new standard HEVC is made as MPEG-H Part 2 (ISO/IEC 23008-2) and in ITU-T it is H.265.

The new Intra Prediction direction modes and variable size block prediction unit (PU) up to 64X64 were included as an additional features into HEVC to support various high resolution Video [1].

Each video frame is divided into smaller blocks of various sizes 16×16, 32×32 or 64×64 called Coding Tree Unit (CTUs). Normally the CTU includes one Luma and two Chroma Coding Tree Block (CTB) components [1]. The CTU is similar to standard Macroblock in AVC. Processing starts from dividing CTU into multiple Coding Unit (CU) and further CU can be split into four depth sizes of 8×8, 16×16, 32×32 and 64×64 pixels depending on coding Sequence resolution. Depending on the decision modes the coding unit can be divided into Prediction Unit (PU) for intra and inter block prediction with various sizes ranging from 4×4 to 64×64. Finally, these units were send to Transform and quantization.

In the recent developments of VLSI technology, designing a Micro architecture and Application Specific Instruction Set Processors (ASIP) is emerging as a challenging and exploring domain to meet real time video processing applications. Micro architecture relates to suitable selection of different functional units like ALU (Arithmetic and Logical unit), MAC (Multiply and accumulate), FPU(Floating Point Units) and other signal processing accelerators which are designed using effective instruction sets to reach target cost and performance goals. The continuous evolution of Micro-architecture based processors is due to technology scaling and workload distribution. Micro-architecture designs are based on several factors like Pipelining, In-order/ Out-of-Order Processor execution, Scalar/Superscalar(ILP) – Processor executes single instruction per cycle in case of scalar and multiple instructions per cycle in case of superscalar SIMD (Single Instruction Multiple Data), also called vector processors permits data level parallelism.

Most of the Video codec standards demands efficient processor to perform transformation, Quantization and entropy coding efficiently to increase compression efficiency, speed and reduce bandwidth requirement. In this aspect most of the RISC processors are designed and tailored to do specific task in order to achieve both hardware efficiency and software flexibility. The computational intensive parts of the application are designed by hardware accelerators and control intensive tasks are performed by software programming.

An additional hardware called Accelerator to speed up the system performance can be used if the uni-processor is slow. This accelerator works along with the processor and executes key functions with higher speed than the processor. The possible means of accelerating a programmable core is by exploiting instruction and/or data parallelism with VLIW or SIMD extensions and the other option is to include special functional units like MAC circuits, barrel shifter in the data path of the programmable core to speed up the execution of DSP algorithms.
One traditional way of integrating hardware accelerators is by means of Instruction Set Extension (ISE) [2]. With this technique the Instruction Set Architecture (ISA) of a CPU is expanded by adding small processing elements to the pipeline of the original CPU. Even though this method of integration has one disadvantage that the hardware accelerator is connected directly to a CPU, which makes sharing of the accelerator among multiple CPUs impossible. Many signal processing applications have been implemented which are discussed below to speed up multimedia processing. Ho-Cheung Ng et al. [3] proposed a method of integrating a available RISC-V open source soft processor with the hardware accelerator developed on FPGA to perform most common signal processing applications like matrix multiplication, finite impulse response (FIR) filter, clustering algorithm and edge detection algorithms. Two customized machine instructions are defined in-order to communicate between the special two architectures designed in this system at runtime.

Bernardo kastrup et al. suggested a RISC micro-architecture to increase its performance by adding reconfigurable functional units[4] which are driven by special instruction format defined in 3-stage pipelined structure. As the multimedia application demands some of the basic functions like DCT, quantization and inverse of these functions to be carried out more general, these operations can be implemented as a hardware accelerator which can be controlled by a processor. 2D –DCT accelerator architecture designed [5] which act as an Application Specific IP for the MicroBlaze soft core processor on FPGA. This hardware accelerator IP adopts a single 1D-DCT element with a 7-stage pipeline, that includes 19 adders/subtractors and 4 multipliers. The reconfigurable macro-pipelined DCT/IDCT accelerator [6] is proposed for exploiting the temporal and spatial parallelism.

Transforming video frame from spatial domain to frequency domain is achieved by Discrete cosine transform (DCT). Energy concentration of the pixel information is very effective in DCT transformation leading to make the quantization more simple and fast. Different techniques of integer DCT have been proposed and implemented in the past two decades to reduce the computational complexity. The hardware architecture should be flexible enough to compute DCT on different block sizes such as 4, 8, 16, and 32. For the computation of integer DCT at real time some hardware architectures were suggested. Based on the properties of DCT, it is possible to perform 2D DCT by first applying 1D DCT along columns of the pixel elements and then the resultant is again transformed along rows with transposed coefficients of DCT [7].

As the transformation step involves two dimensional matrix multiplication and data size doubles for each data multiplication, scaling factor is defined after each multiplication to preserve fixed data size maintaining fixed size data is very much important for hardware implementation and hence demands integer DCT rather than real valued transformation. Chatterjee, S et.al.[8] proposed some modified real valued DCT coefficient suitable for hardware implementation but at the cost of doing transformation by integer multiplication and shift operations. Hence there is a chance of precision error which can be reduced by fixed integer numbers and shift amounts both for HEVC codec. The demand for efficient hardware architecture is able to achieve by integer DCT transformation as compared to real DCT and completely eliminating multiplication operation to improve its efficiency. Parameters like power, speed and area efficient architectures for the implementation of integer DCT of various lengths is discussed [9] for HEVC. The computation of N-point 1-D DCT involves with a constant matrix of size (N/2)x(N/2) multiplied with an (N/2)-point 1-D DCT. Pruning of MCM based design reduces the power and area of forward DCT without any loss of quality. They also have proposed folded and full-parallel implementations of 2-D DCT to reduce power consumption on hardware.

The new efficient 2-D DCT transform hardware architecture for designing a high performance accelerator for HEVC is presented by Abdessamed. EL ANSARI et al[10]. The work describes about decomposition of transform matrix into product of different matrices. Each matrix are designed as processing element containing only add and shift unit without any multiplication operation to reduce the area and to achieve high speed hardware operating solution.

II. GENERALIZED INTEGER DCT ALGORITHM FOR HEVC

DCT of two dimensional video frame whose (i,j)th entry represented by matrix f can be performed by equation(1) and the corresponding 2D IDCT is simpler F(u,v) [11]. N indicates the size of the frame on which DCT is carried. For the standard 8*8 block N=8, and m, n varies from 0 to 7.

\[
F(i,j) = \frac{1}{\sqrt{2N}} C(i) C(j) \sum_{m=0}^{N-1} \sum_{n=0}^{N-1} f(m,n) \cos \left( \frac{(2m+1)i}{2N} \right) \cos \left( \frac{(2n+1)j}{2N} \right)
\]

Where

\[
C(u) = \begin{cases} 
\frac{1}{\sqrt{2}} & \text{for } u = 0, \quad 1 \text{ for } u \neq 0 
\end{cases}
\]

The calculation complexity can be minimized by reusable structures for the coefficients and by applying a 1D DCT/IDCT in one dimension (row-wise) and then by doing another 1D DCT/IDCT to the results in the other dimension (column-wise) [9].To get the transform coefficients of equation (1), the following equation (2) is used.

\[
T_{m,n} = \begin{cases} 
\frac{1}{\sqrt{N}} & \text{if } m = 0 \\
\frac{2}{\sqrt{N}} \cos \left( \frac{(2n+1)m\pi}{2N} \right) & \text{if } m > 0
\end{cases}
\]

Developing integer DCT core for HEVC video codec for precise representation of the pixel data, the real valued DCT transform coefficients of equation (2)[11] can be converted to integer using equation (3) which is defined by

\[
V_M = \text{round}\left[2^m \times T_{m,n}\right]
\]

Where \( n=6 + \frac{\log_2 N}{2} \) and for 8-point DCT N=8.
The DCT kernel matrix of size 4, 8, 16 and 32 can be obtained by equation (2) and (3). The 4-point and 8-point DCT kernel matrix given in [12] is represented as

$$T_4 = \begin{bmatrix} 64 & 64 & 64 & 64 \\ 83 & 36 & -36 & -83 \\ 64 & 64 & 64 & 64 \\ 36 & -83 & 83 & -36 \end{bmatrix} \quad (4)$$

and

$$T_8 = \begin{bmatrix} 64 & 64 & 64 & 64 & 64 & 64 & 64 & 64 \\ 89 & 75 & 50 & 18 & -18 & -50 & -75 & -89 \\ 83 & 36 & -36 & -83 & -83 & 36 & 83 & 83 \\ 75 & -18 & -89 & -50 & 50 & 89 & 18 & -75 \\ 64 & -64 & -64 & 64 & 64 & -64 & 64 & 64 \\ 50 & -89 & 18 & 75 & -75 & -18 & 89 & -50 \\ 36 & -83 & 83 & -36 & -36 & 83 & -83 & 83 \\ 18 & -50 & 75 & -89 & 89 & -75 & 50 & -18 \end{bmatrix} \quad (5)$$

These matrices are further modified to perform a direct 2D DCT on video blocks of lengths 4x4 to 32x32, which is discussed in the next section. As many of the hardware implementation involves two 1D transforms and in each 1D transforms having different stages like input adder unit (IAU), shift and add unit (SAU) and output adder unit (OAU)[9] the complexity of the circuit increases. To reduce the number of stages and to perform direct 2D DCT/IDCT a novel method is proposed as given in below paragraph.

III. PROPOSED DIRECT 2D-DCT ARCHITECTURES

In this section, first the 4 point DCT architecture is proposed with necessary computation equations, later the design of higher order DCT architectures are built using the lower order blocks.

A. Four and Eight point 2D DCT Architecture

The 2D DCT matrix for proposed four point DCT is derived from (4) by performing matrix operation $T^*T^*2$. The new four point 2D DCT kernel is as given in equation (6).

$$C_4 = \begin{bmatrix} 32768 & 0 & 0 & 0 \\ 0 & 32740 & 0 & 0 \\ 0 & 0 & 32768 & 0 \\ 0 & 0 & 0 & 32740 \end{bmatrix} \quad (6)$$

The proposed 4-point DCT architecture consists of shift and add (SAU) operation, as shown in figure-1. Input pixel matrix X is applied to the four point DCT unit and output 2D DCT Y is obtained. The four point DCT requires four shift operation and one addition operation. Similarly the 8-point DCT kernel is obtained by $T^*T^*$ of equation (5) and resultant 2D DCT kernel is depicted in equation (7).

$$C_8 = \begin{bmatrix} 32768 & 0 & 0 & 0 & 0 & 0 & 0 & 0 \\ 0 & 32740 & -50 & 0 & 0 & 50 & 0 & 0 \\ 0 & 0 & 32740 & 0 & 0 & 0 & 50 & 0 \\ 0 & -50 & 0 & 32740 & 0 & 0 & 0 & 50 \\ 0 & 0 & 50 & 0 & 0 & 32740 & 0 & 50 \\ 0 & 0 & 0 & 0 & 32740 & 0 & 0 & 50 \\ 0 & 0 & 0 & 50 & 0 & 32740 & 0 & 50 \\ 0 & 0 & 50 & 0 & 0 & 0 & 32740 & 0 \end{bmatrix} \quad (7)$$

The architecture of eight unit can be built by using the 4-point DCT unit as an (N/2) even transformation unit and the (N/2) odd DCT coefficients are obtained by a new shift and add(SAU) unit as shown in figure (2).

![Fig. 1 Four point integer DCT architecture](image1)

![Fig. 2. An 8-point integer DCT architecture (ODD part of SAU).](image2)

In 8-point DCT architecture the 4-point architecture is used as a reusable structure for computing even part of the DCT. Hence the output y(0), y(2), y(4) and y(6) of 8-point DCT is obtained by architecture shown in figure(1). The odd part is computed by structure shown in figure(2). The M-32740 and M_50 are shift and add blocks , its internal blocks are shown in figure(3) and (4). The complete structure of 8 point dct architecture using 4-point architecture is shown in figure 5.
Implementation of 2D-DCT as an Efficient Accelerator for HEVC Video CODEC

Generalized structure to compute DCT of varying length starting from 4*4 to 32*32 can be designed by splitting lower order architecture as even part block and higher order block as odd part. As it is clearly described in the design of 8-point DCT architecture the 4-point DCT architecture will become even computation block of 8-point DCT and odd part is defined with new SAU block. Similarly the 16 point DCT architecture can be built by using 8-point DCT architecture as even computation block of 16-point DCT and a new SAU block to be used for odd components. Likewise for 32-point DCT architecture can be extended to support all the block sizes of HEVC transform.

IV. IMPLEMENTATION RESULTS AND DISCUSSION

Input to DCT core is supplied as the hexadecimal pixel values of the frame which is a sampled video from MatLab program. First the stored video is sampled and converted to frames. Each frame is resized to 128*128 and from this we considered 8*8 block data which is in hexadecimal for discrete cosine transformation. The simulation results of 2D-DCT is verified by the Verilog HDL code written based on MCM based algorithm[9], as shown in figure 6. Y in figure 6 is the first 1D-transformation and Y1r is the final 2D transformation. To get 2D transformation we used the same module structure of 1D-DCT. The verilog code for our proposed design is also simulated and obtained same 2D DCT values. Hence the functionality of the proposed architecture is verified.

The integer DCT architecture proposed in [9] as well as the proposed architecture which is coded in Verilog were synthesized by Xilinx vivado design suit 2016.2 and Xilinx ISE design suit 2014.6. The 8*8 blocks of pixel data is directly 2D transformed by the proposed architecture. But in case of reference algorithm first the transformation is done along row-wise and then that result is transposed to get 2D DCT by applying 1D DCT along column wise. The number of multiplications, addition and shift operations required for both the architecture and the standard method are listed in Table-I.

The direct implementation of integer forward 2D DCT architecture can be used to perform 2D IDCT computation. The proposed architecture arithmetic complexity includes only shift and add units. For any higher order computation like 16*16 can be performed by lower order 8*8 block which produces even part of the transformed coefficients and odd part of the coefficients with a separate block of SAU. With the help of the reusable structures any higher block size transformation can more easily be performed. When 2D IDCT computation is to be performed, the DCT computed values are directly fed to these blocks based on selected block size and transformed coefficients will be obtained. The verilog coded proposed architecture and MCM based algorithm which are coded using Xilinx vivado design suit 2016.2 were implemented on zynq board 7vx485tffg1157-1.
Fig. 6. Simulation results of 2D DCT architecture

Table I: Arithmetic complexity of DCT architectures

<table>
<thead>
<tr>
<th>Block Size</th>
<th>Arithmetic complexity</th>
</tr>
</thead>
<tbody>
<tr>
<td>4x4</td>
<td>8x8</td>
</tr>
<tr>
<td>operations</td>
<td>Standard</td>
</tr>
<tr>
<td>Multiplications</td>
<td>128</td>
</tr>
<tr>
<td>Additions</td>
<td>96</td>
</tr>
<tr>
<td>Shifts</td>
<td>0</td>
</tr>
</tbody>
</table>

Table II: Arithmetic complexity of DCT architectures

<table>
<thead>
<tr>
<th>Resources</th>
<th>Proposed Architecture</th>
<th>MCM based Architecture</th>
</tr>
</thead>
<tbody>
<tr>
<td>Number of Slice Registers:</td>
<td>Used</td>
<td>Available</td>
</tr>
<tr>
<td></td>
<td>52</td>
<td>11440</td>
</tr>
<tr>
<td>Number of fully used LUT-FF pairs</td>
<td>52</td>
<td>266</td>
</tr>
<tr>
<td>Number of Block RAM/FIFO:</td>
<td>1</td>
<td>32</td>
</tr>
<tr>
<td>Number of BUFG/BUFGCTRLs:</td>
<td>0</td>
<td>0</td>
</tr>
</tbody>
</table>

The implementation results of both the architecture in terms of resource utilization and power consumption is shown in figure 7 and figure 8. As per the results obtained by implementation, the dynamic power utilization is only 0.49W for the proposed system as compared to the MCM based architecture which utilizes 12.614W. Even the static power utilization on programmable logic (PL) is less for proposed architecture it is only 0.127W as compared reference algorithm 0.411W. The number of LUT and FF used in the proposed architecture is very less. Similarly the architectures coded in verilog using Xilinx ISE design suit 2014.6 is targeted to the Spartan board xc6slx9-3tqg144. The resource utilization results are shown in table2. The time for execution of proposed system is 12.378ns for computing 8 point 2D DCT.

Fig. 7. Proposed 2D DCT architecture results on Zynq board.
in this paper, reconfigurable and programmable architecture for 2D-DCT with optimal computation and hardware resource utilization is proposed and implemented on Xilinx zynq -z702 board. the computation of the architecture is reduced by exploring orthogonal property of the DCT kernel matrices and thereby reducing the need of transpose buffer to save intermediate results. the synthesis results shows that the number of LUTs and FFs utilized by the architecture is less as compared to standard MCM based algorithms. in MCM based architecture, the decomposed kernel matrix is used and 2-D DCT/IDCT is performed by two 1D DCT structure with transpose buffer. the implementation and verification of the architecture on the board gives less dynamic and static power consumption. the architecture utilizes 12.37ns to perform DCT on 8*8 block and to complete the entire DCT of UHD frame (3840x2160) a time of 1.6ms is observed. the proposed 2D DCT accelerator unit will be incorporated into the video CODEC micro-architecture and its performance will be evaluated in terms of area, speed and power in future work.

V. CONCLUSION

In this paper, reconfigurable and programmable architecture for 2D-DCT with optimal computation and hardware resource utilization is proposed and implemented on Xilinx zynq -z702 board. The computation of the architecture is reduced by exploring orthogonal property of the DCT kernel matrices and thereby reducing the need of transpose buffer to save intermediate results. The synthesis results shows that the number of LUTs and FFs utilized by the architecture is less as compared to standard MCM based algorithms. In MCM based architecture, the decomposed kernel matrix is used and 2-D DCT/IDCT is performed by two 1D DCT structure with transpose buffer. The implementation and verification of the architecture on the board gives less dynamic and static power consumption. The architecture utilizes 12.37ns to perform DCT on 8*8 block and to complete the entire DCT of UHD frame (3840x2160) a time of 1.6ms is observed. The proposed 2D DCT accelerator unit will be incorporated into the video CODEC micro-architecture and its performance will be evaluated in terms of area, speed and power in future work.

REFERENCES


AUTHORS PROFILE

Sumalatha S., working as Assistant Professor in the Department of Electronics and Communication Engineering at Acharya Institute of Technology, Bangalore, Karnataka, India. She has 12 years of academic experience. She is pursuing her PhD from VTU, Belagavi and her research interests includes image processing, analog and digital circuits, VLSI and embedded systems. She is life time member of ISTE.

Dr. Rajeswari, is presently working as professor and HOD, Department of Electronics and Communication Engineering at Acharya Institute of Technology, Bangalore, Karnataka, India. She has completed her PhD in the field of signal processing. Her areas of interests include signal processing, Deep learning, Machine learning and control engineering.