A DQ Synchronous Reference Frame Current Control for Grid Connected Photovoltaic Systems using Single Phase Cascaded H Bridge Multilevel Inverter

V. S. Kirthika Devi, S. G. Srivani

Abstract: This paper projects a high performance decoupled current control using a dq synchronous reference frame for single-phase inverter. For the three-phase inverter the conversion from AC to DC with Proportional Integral controller grants to obtain steady state error for AC Voltages and currents but has a few challenges with the single-phase systems. Hence, an orthogonal pair (β) is created by shifting the phase by one quarter cycle with respect to the real component (α) which is needed for the transformation from stationary to rotating frame. The synchronous reference frame control theory helps in controlling the AC voltage by using DC signal as the reference with the proportional integrator controllers. The implementation of the control is done with two-stage converter with LCI filter for a single-phase photovoltaic system. A modified MPPT Incremental conductance algorithm along with decoupled current control helps in regulating the active and reactive power infused into the grid where the power factor is improved, the efficiency of the system is increased above 95% and total harmonic distortion for current is also reduced to 3%. The results have been validated using MATLAB.

Keywords- Photovoltaic(PV), boost converter, Maximum Power Point Tracking (MPPT), Maximum Power Point (MPP), Incremental conductance (IC), dq Synchronous Reference Frame (SRF), Phase Shifted Pulse Width Modulation (PSPWM), Phase locked loop (PLL), Total Harmonic Distortion (THD).

1. INTRODUCTION

Presently, worldwide infrastructure of electrical system is going through a major change, due to increase in the electrical energy demand, politics in energy systems, issues due to environmental conditions and an accelerated technological improvement, exclusively in power electronics sectors [1]. Rising count of renewable sources is the key to forthcoming worldwide viability. Increasing in number of distributed generators and renewable sources needed new technologies for the development of the grid in order to improve the reliability of the power supply and power quality [2]. The power electronics strategy performs an extensive aspect in combination of renewable sources to grid and in distribution generation [3].

For integrating utility grid along with the renewable resources, converters using two-stages are adopted. The first stage is DC-DC converter system for photovoltaics. Usually, this stage operates with MPPT and the input voltage gets boosted to an applicable level for the next stage. There are several maximum power point algorithm techniques [4-6]. Among several types of MPPT perturb and observe algorithm and IC methods are more regularly used [7]. P&O logic is often used because of its simplicity; one drawback it has is several oscillations around the maximum power point. So IC algorithm is superior exclusively in fast changing environmental circumstances. IC algorithm can precisely track the maximum power point, with fewer oscillations and quicker response thus efficiency of the tracking is improved [8-10]. In extension, many alterations to variable step size is incorporated in the IC algorithm to achieve greater efficiency towards the MPP [11-13]. Step up converters are used to obtain regulated voltage output from an unregulated dc voltage input [14-16]. Where the input source can be taken from renewable resources such as PV system. The primary function of the later stage is an inverter for most of the systems is to assure that the maximum power obtained has to be injected into the grid smoothly and stably with quality power.

Multilevel inverter topology is one of the main attractive systems because of their extension of voltage to a higher value and for greater power. CHBMLI is more suitable where dc voltage sources are available separately and suitable for applications like photovoltaic, batteries and fuel cells [17-19]. To enrich the contents of harmonics of single-phase inverter using multilevel topologies, a fewer modulation techniques are discussed as in [20-23]. PLL for synchronizing with grid for a current control strategy is a very big endeavour. Several types of PLL is explained as in [24]. The closed loop control strategy using dq synchronous frame for three phase system is well matured in research section [25&26]. Using single-phasesystem, it is a challenging task to generate error at zero steady state. Hence, single-phase inverter current generates an orthogonal pair [27&28]. As synchronous reference, frame regulators operate on dc quantities it has better improvement than stationary reference frame regulators so that it removes steady state error and generates better transient response and has the potential of transmitting active and reactive power [29]. A filter is required between grid and the inverter to smoothen the waveform.
LCL filter is treated as a better choice when compared with respect to L and LC filter due to its design compactness and cost effective [30-32]. The transformer less inverter, for the grid connected system provide the better cost welfare ratio and also reaches the better efficiency [33-35].

In this paper, the interfacing between the PV system and grid is shown along with two stage converter. The first stage is boost converter. Pulse for boost converter switch is generated using modified IC algorithm, with this algorithm the steady state response is very fast. The second stage is the inverter where a closed loop using dqSRFcontrol strategy for single-phase system with filter is adopted for grid photovoltaic system. It is implemented using a PI controller. The pulses for the inverter switches are given using the modified PSPWM method. The simulation is verified using MATLAB tool. Efficiency of proposed work in simulation is about 97% and THD is 3% for grid current, which satisfies the IEEE standard grid current value.

II. SCHEMATIC REPRESENTATION OF THE PROPOSED SYSTEM

Proposed systems consist of dual stages, for renewable sources integration with grid-connected system. This system has four control strategies. The first control method is IC algorithm, a modified algorithm is adopted in this paper in order to track MPPT and to generate pulse for first stage dc-dc boost converter switch. Secondly modified PSPWM [23] is adopted to generate pulses for inverter. Thirdly LCL filter is to reduce the THD. Finally, current taken from filter output and grid voltages given to dq SRF current controller method through PLL to develop sine wave, a reference signal and pulses are created by comparing with carrier signals for CHBMLI switches. PLL is mainly used to control frequency and to synchronise the phase for the proposed system with grid. The block diagram is shown in Fig.1.

III. Control Techniques for the suggested system

Proposed model is detailed with two-stage inverter. Input source is taken from solar and its maximum power is tracked using modified variable IC algorithm. The pulses generated by this are applied to first stage of boost converter switch. Second stage is CHBMLI, output of this inverter is connected to LCL filter for reducing harmonic contents. A closed loop current control using d-q SRF is adopted and a sine reference wave is generated which is then compared with carrier waves of PSPWM and the developed pulses are given to the inverter switches.

A. Modified IC algorithm

The algorithm is developed using variable step size IC method. Proposed algorithm depends only on the transformation in the power of PV. Where ∆P/∆V = 0 reaches at the MPP as in expressions in conventional model. Proposed flowchart is illustrated in Fig.2. In modified algorithm ∆d_{max} with some constant value is fixed based on the duty cycle. If ∆d is higher than that of the ∆d_{max} then ∆d should be equaling to ∆d_{max} else ∆d = ∆d + ∆d_{max} then the algorithm follows with ∆V = 0 as in conventional IC. Direct control logic is used, hence controller PI is needed to sustain MPP, which depends only with respect to power change as in [13].

\[
\Delta d = N[\Delta P]
\]

![Fig. 1. Block diagram of single-phase SRF current control using CHBMLI](image1)

![Fig. 2. Flowchart for Modified IC algorithm](image2)
N states the scaling factor, which maintains the step-size to accord at intervals of the tracking certainty and its convergence speed. Excluding the denominator by ∆V in the proposed technique makes the algorithm simpler and also tracks the maximum power and gives improved efficiency. Parameter values for PV panel used is detailed in Table 1

Table 1: Parameters of Simulated PV module

<table>
<thead>
<tr>
<th>Components</th>
<th>Values for PV Module</th>
</tr>
</thead>
<tbody>
<tr>
<td>Current at Short Circuit (I_sc)</td>
<td>8.7 A</td>
</tr>
<tr>
<td>Current at the Maximum (Impp)</td>
<td>8.2 A</td>
</tr>
<tr>
<td>Maximum Power (Pmpp)</td>
<td>150.88 W</td>
</tr>
<tr>
<td>Series Cells</td>
<td>60</td>
</tr>
<tr>
<td>Voltage at the Maximum (Vmp)</td>
<td>18.4 A</td>
</tr>
<tr>
<td>Voltage at Open Circuit (Vac)</td>
<td>22.8 V</td>
</tr>
</tbody>
</table>

(a) Designing of PV dc link:

This acts as a load-balancing device. This helps by securing the inverter circuit from temporary electromagnetic interference, voltage spikes and surges. DC link capacitor is an important necessary element to accomplish the improved performance of the system. DC link is calculated using the expression (2).

\[ C_{PV} = \frac{V_{pv} \times D}{4 \times L_{dc} \times \Delta V_{pv} \times f_{dc}} \]  

Where, \( V_{pv} \) is the PV voltage used in this system. D, duty cycle of boost converter. \( L_{dc} \) is converter inductor value. \( \Delta V_{pv} \) is 2% of the PV voltage. \( f_{dc} \) is converter frequency.

B. Designing of step up converter

In this paper dc-dc boost converter is utilized and the gating pulse for the switch is generated from IC algorithm where the maximum power is tracked. Step up converter is illustrated in Fig. 3.

![Fig. 3. Circuit diagram of step up Converter](image)

Duty cycle (D) is calculated as shown in the below expression[14-16]

\[ \frac{V_{OUT}}{V_{IN}} = \frac{1}{1 - D} \]  

The boost converter inductor value is calculated using the expression (4)

\[ L = \frac{(V_{IN}) \times D}{(\Delta I) \times f} \]  

The capacitance value is calculated by

\[ C = \frac{(V_{OUT}) \times D}{(AV_{OUT}) \times f \times R_{Load}} \]  

Where, the \( I_{sc} \) is 8.2A, \( V_{IN} \) is 18.4V, \( P_{IN} \) is 150.88W. The Calculated \( L \) is 260µH, C is 52µF, \( \Delta I \) is assumed 40% and \( \Delta V_{OUT} \) is assumed 1%. The \( R_{Load} \) is 80.2Ω.

(a) Designing of inverter dc link:

Capacitor in between converter and inverter is determined using expression (6).

\[ C_{dc} = \frac{P_{MAX}}{2 \times \omega_{grid} \times v_{ripple} \times V_{dc} \times D} \]  

here, \( P_{MAX} \) is output maximum power of boost converter for each PV, \( f_{s} \) is the switching frequency, \( v_{ripple} \) represents the amplitude of MPP voltage and it is considered to be less than 6% of the voltage MPP and for the proposed system it is considered as 2.5%. \( V_{dc} \) is voltage output of boost converter, and ‘\( \omega_{grid} \)’ is grid frequency. The calculated \( C_{dc} \) value is 4748 µF.

C. Multilevel Inverter (CHBMLI)

In medium and high power applications, Cascaded H Bridge (CHBMLI) multilevel inverter plays a vital role. This resides number of series H Bridges, each h bridge is connected with separate DC source. Renewable resources such as solar, fuel cells, battery can be replaced instead of each Dc source. Seven levels incorporated in this paper. The levels are calculated with expression 2N+1. Here N denotes the number of levels. This arises with seven different output voltages such as +3V_{dc}, +2V_{dc}, +1V_{dc}, 0, -1V_{dc}, -2V_{dc}, and -3V_{dc}. CHBMLI seven level is illustrated in Fig. 4. PV source is used as a input DC source. The switching pattern is shown in Table II.
A DQ Synchronous Reference Frame Current Control for Grid Connected Photovoltaic Systems using Single Phase Cascaded H Bridge Multilevel Inverter

### Table-II: Pattern for Seven Level CHBMLI Switching

<table>
<thead>
<tr>
<th>V</th>
<th>S</th>
<th>S</th>
<th>S</th>
<th>S</th>
<th>S</th>
<th>S</th>
<th>S</th>
<th>S</th>
<th>S</th>
</tr>
</thead>
<tbody>
<tr>
<td>DC</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>+3</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>+2</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>+1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>-1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>-2</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>-3</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
</tbody>
</table>

- **(a) Designing of synchronous reference frame current controller for cascaded h bridge inverter:**

  The inverter $I_{in}$ current should be in phase with grid $V_{grid}$ to send the actual power to the grid system. Hence dqSRF controller approach is adopted. Orthogonal signal pair for voltage grid and $I_{in}$ are created to convert into SRF from stationary reference frame, since the adopted controller is utilised for a single phase system. For single-phase, it is a very challenging issue to achieve zero steady state error at grid frequency. Hence, SRF control helps in creating two phases by generating an orthogonal pair, which is shown in Fig. 5. The PLL is utilised to trail the grid phase angle.

  The inverter $I_{in}$ current is used to generate its pair $I_{α}$. The grid $V_{grid}$ voltage is used to generate its pair $V_{gq}$. [36]

  \[ V_{α} = V \cos(ωt) \]  \[ V_{q} = V \sin(ωt) \]

  \[ I_α(t) = I \cos(ωt + ϕ) \]  \[ I_q(t) = I \sin(ωt + ϕ) \]  \[ I_p(t) = I \sin(αt + ϕ) \]  \[ I_q(t) = I \sin(αt + ϕ) \]

  Where $V$ is amplitude voltage accessed from grid and phase angle $ωt$ is generated using PLL. The inverter $I_{α}$ current and its pair $I_{β}$ is given in the expression (9) and (10). $ϕ$ is the phase angle of the current flowing in inverter. $I_{α}$ and $I_{max}$ are constant DC component with the help of the conversion of stationary rotating frame to synchronous rotating frame and this control action assassinated with the help of the PI controller [36]

  \[ \begin{bmatrix} I_{α} \\ I_{q} \end{bmatrix} = \begin{bmatrix} \cos ωt & \sin ωt \\ -\sin ωt & \cos ωt \end{bmatrix} \begin{bmatrix} I_{α} \\ I_{q} \end{bmatrix} \]

  \[ \begin{bmatrix} I_{α} \\ I_{q} \end{bmatrix} = \begin{bmatrix} \max \\ 0 \end{bmatrix} \]

  \[ \begin{bmatrix} I_{α} \\ I_{q} \end{bmatrix} = \begin{bmatrix} I_{max} \\ 0 \end{bmatrix} \]

  The phase angle $Φ$ is pretended to be $0$ ($Φ=0$) in order to supply actual power. Hence the expression (12) becomes

  \[ \begin{bmatrix} I_{α} \\ I_{q} \end{bmatrix} = \begin{bmatrix} I_{max} \\ 0 \end{bmatrix} \]

  \[ I_{d} = I \cos ϕ \]

  \[ I_{q} = I \sin ϕ \]

  The tuned value for $k_p$ is $4.58$ and $k_i$ is $0.02$.

- **(b) Design of modified PSPWM for CHBMLI:**

  Modified PSPWM technique in this system is shown in Fig. 6 [23]. The carrier wave signals are selected with respect to the expression (n-1)/2, where n is number of levels.

![Fig. 5. Closed loop current controller using SRF method](image-url)
\[ \theta = \frac{360}{n-1} \frac{\pi}{2} \]  

120° phase difference is generated between each carrier signals with expression(21). This algorithm is developed similar to an phase opposition disposition (POD) logic for the phase shifting technique. The reference signal which is created with the help of closed loop control is then compared with the carrier signals and the generated pulses are applied to the inverter switches.

**Fig. 6. Modified phase shifted pulse width modulation for cascaded h bridge inverter**

(c) Design of filter using LCL method:

The design of the converter side inductance value in to reduce the ripples that has been developed by the voltage source inverter and is calculated using the expression (22). The LCL filter circuit diagram is depicted in Fig.7

The inductor placed in the inverter side is estimated using the expression as in [32]

\[ \frac{V_{dc}}{6.4 \times f_{sw} \times I_{peak}} \leq L_{INV} \leq \frac{V_{dc}}{2.4 \times f_{sw} \times I_{peak}} \]  

(22)

The inductor placed in the inverter side is estimated using the equation [32]

\[ C = \frac{0.05 \times P_{rated}}{\omega_0 \times V_{GRID}^2} \]  

(23)

\[ f_{res} = \frac{1}{2\pi} \times \sqrt{ \frac{L_{INV} + L_{GRID}}{L_{INV} \times L_{GRID} \times C} } \]  

(24)

\[ R_d = \frac{1}{3 \times f_{res} \times C} \]  

(25)

The capacitor value for filter is estimated using the equation [32]

\[ \frac{L_{GRID}}{\pi} = r \times L_{INV} \]  

(26)

The percentage of the factor r, between \( L_{INV} \) and \( L_{GRID} \) is used in this model as 0.6 to find the grid Inductance value. The parameter values for the design of the filters are shown in Table III.

**Table-III: LCL filter circuit parameters**

<table>
<thead>
<tr>
<th>Parameters</th>
<th>Values</th>
</tr>
</thead>
<tbody>
<tr>
<td>Inductor at inverter side (L_{INV})</td>
<td>3.76 mH</td>
</tr>
<tr>
<td>Inductor at grid side (L_{GRID})</td>
<td>2.256 mH</td>
</tr>
<tr>
<td>Capacitor Value for filter (C)</td>
<td>1.362 \mu F</td>
</tr>
<tr>
<td>Damping Resistor (R_d)</td>
<td>10 \Omega</td>
</tr>
<tr>
<td>Resonance frequency (f_{res})</td>
<td>3632 Hz</td>
</tr>
<tr>
<td>Fundamental frequency</td>
<td>50 Hz</td>
</tr>
<tr>
<td>Switching frequency</td>
<td>5 kHz</td>
</tr>
<tr>
<td>Voltage at DC (V_{dc})</td>
<td>330 V</td>
</tr>
<tr>
<td>Grid Voltage (V_{GRID})</td>
<td>230 V</td>
</tr>
</tbody>
</table>

**IV. SIMULATION ANALYSIS RESULTS**

Simulation results of proposed system are analyzed and same is compared with conventional IC algorithm. Proposed and conventional system is even analyzed for different irradiances such as 1000 W/m², 400 W/m² and 700 W/m² respectively. For the conventional variable step IC algorithm, the ripple is more when compared to the modified algorithm.

Fig 8. illustrates modified variable step size IC algorithm and Fig 9. Shows the conventional Variable step size IC algorithm for 1000 W/m² Irradiance level. Fig. 10, and Fig. 11 depicts waveforms for conventional and modified IC for different irradiance levels. Fig. 12 shows voltage at dc link capacitor and boost voltage are same.
A DQ Synchronous Reference Frame Current Control for Grid Connected Photovoltaic Systems using Single Phase Cascaded H Bridge Multilevel Inverter

Fig. 8. Modified Variable step size IC Waveforms (a) $V$ and $I$ of PV output at 1000 W/m$^2$ (b) Current at the output of the dq Synchronous Ref Frame (c) Output power injected to the Grid

Fig. 9. Conventional Variable Step Size IC Waveforms (a) $V$ and $I$ of PV output at 1000 W/m$^2$ (b) Current at the output of the dq Synchronous Ref Frame (c) Output power injected to the Grid

Fig. 10. Modified Variable step size IC Waveforms for different Irradiance levels 1000 W/m$^2$, 400 W/m$^2$, 700 W/m$^2$ (a) Current and Voltage at the output of PV (b) Current at the output of the dq Synchronous Ref Frame (c) Output power injected to the Grid
Fig. 11. Conventional Variable step size IC Waveforms for different Irradiance levels 1000 W/m², 400 W/m², 700 W/m²
(a) Current and Voltage at the output of PV
(b) Current at the output of the dq Synchronous Ref Frame
(c) Output power injected to the Grid

Fig. 12. Output voltage of the DC link and the Boost

Fig. 13. dq Synchronous Ref frame voltage of the grid

Fig. 14. alpha and beta voltages created by the orthogonal pair

Fig. 15. Grid voltage and grid current

Fig. 16. Synchronisation of the inverter and grid voltage

Fig. 17. V and I at the output of boost converter
With 113.6V, Fig.13 shows the grid voltage after connected to d-q synchronous reference frame control. The proposed system is single phase hence generating zero steady state at grid frequency is a challenging task however an orthogonal signal is generated and the generated alpha beta is shown in Fig.14. Voltage and current at output of grid should be in phase and is illustrated in Fig.15. The inverter and grid voltage is also synchronized and is shown in Fig.16. The voltage and current at the output of the boost converter is depicted in Fig.17. THD of the proposed model is reduced to 3% shown in Fig. 18 and conventional model with 3.15% is shown in Fig. 19 states the proposed circuit is better than conventional system.

V. CONCLUSION

In this paper an extensive d-q Synchronous reference frame current control method for CHBMLI for single phase grid interfaced PV is analyzed and verified. The DC voltages of the inverter is replaced by means of solar PV system. A modified variable step size IC is adopted to track MPP and same is analyzed with conventional IC algorithm. This improves the output power at the grid side. An LCL filter is used in order to suppress the lower frequency harmonics. A modified phase shifted is used for inverter switches. Phase locked loop is used for voltage and current grid synchronization. The proposed system is analyzed with different irradiance levels. Since no transformer is used the system is also cost effective. The overall efficiency of the system is about 98.7 %. THD of grid current is 3% and satisfies IEEE Standard value.

REFERENCES


AUTHORS PROFILE

V. S. Kirthikha Devi, Assistant Professor, Amrita School of Engineering, Bengaluru. She did her ME inAnna University and currently pursuing Ph.d under VTU in RV college of engineering. She has teaching experience of14 years. She has 7 International journal publications and 11International conferences. Her area of Interests areRenewable Energy Technology,Power electronics and control systems. She is a member of Technical Bodies in ISTE.

Dr. S. G. Srivani, Associate Professor&Associate Dean in RV College of Engineering, Bengaluru. She did her ME in Bangalore University and PhD in NITK,Surathkhal. She has teaching and research experience of about31 years and industrial experience of 6 months. She has 42 International journal publications and 32 International/National conferences. Her area of Interests arePower System Protection and control, Smart grid and Renewable Energy Technology.Industrial Drives (ANN & FL Applications). She is a membership of Technical Bodies as ISTE, IEEE, No.90919504, IE and International Association of Engineers (IAENG).100259. She delivered many technical talks in international conferences and Chaired in many technical paper presentation sessions. She has been awarded for best paper 2017 in Inter-National Conferences at Imperial College, London.