

CDMA design for on-Chip Communication Network

A.Kirthika, E.L.Dhivya Priya, S.Thenmozhi, Z.Ahamed Yazer, S.Ganesh Prabu



Abstract--Network on chip is used to implement the communication features on a Silicon chip. To increase the performance of Code Division Multiple Access (CDMA) Network On Chip (NOC), a Standard-basis (SB) Method is Proposed.In this Method, a source code from various transmitters are encoded separately using an orthogonal code. These coded data are Combined together by an Exclusive-OR operation and it is then sent to their destinations through the communication interface.By Performing AND operartion between original coded data and their Orthogonal code, chip sequence can be obtained. The Standard basis (SB) encoding and decoding technique is compared with the Walsh Based (WB) code in terms of power, area and throughput and the Proposed Standard basis encoding and decoding technique is proven to be more efficient.

Index Terms-- CDMA,CODEC,SOC,NOC,Encoder,Decoder, Walsh Code

I. INTRODUCTION

Code Division Multiple Access (CDMA) is a technology used for radio communication and can be used as tool for designing Network On Chip (NOC). CDMA is a multiple access technology, by which many users can transmit data in a single channel. Here a particular bandwidth can be shared between several users. System on chip (SOC) is a better solution for combining more functionality into a single chip. Network on chip technology can be considered as a "Front end solution to a back end problem".

The SOC has advantages like low power consumption, low area, and high speed operation and low cost per gate. The implementation of the SOC is reliable. The complexity araised due to combining many components into a single chip and interconnection between them is the drawback faced by the system on chip .The noiseless communication cannot be a possible solution for this. Hence network on chip (NOC) concept was introduced.

It reduces the complexity involved in designing and also provides better power, speed and reliability. Network on a chip (NOC) is considered as the best integrated solution for high-end system-on-chip designs.

Revised Manuscript Received on December 30, 2019. * Correspondence Author

Dr.A.Kirthika•, Associate Professor, department of Electronics and Communication Engineering, Sri Krishna College of technology, Coimbatore

Ms.DhivyaPriya.E.L., Assistant Professor in department of Electronics and Communication Engineering, Sri Krishna College of Technology,Coimbatore

Ms.S.Thenmozhi, Assistant Professor in department of Electronics and Communication Engineering, Sri Krishna College of Technology,Coimbatore

© The Authors. Published by Blue Eyes Intelligence Engineering and Sciences Publication (BEIESP). This is an open access article under the CC BY-NC-ND license (http://creativecommons.org/licenses/by-nc-nd/4.0/)

II. NOC STRUCTURE FOR CDMA

The Network structure of CDMA NoC is shown in Fig.1. In this figure, a Processing Element (PE) will execute the functions. The network interface (NI) will convert the data into packets. These packets are converted into streams of bits through a parallel-to-serial (P2S) bus. The Encoding module E encodes this bit stream with an orthogonal code.



Fig.1. Structure of CDMA NOC

A. Power Consumption

The power consumption of CODEC is related to the complexity of logic block. Complicated modules are used in sequential CODECs which led to high power consumption. The bit synchronization module is needed to ensure the orthogonal property. Each decoder needs minimum of one accumulator. Hence these Combinational logics consume more resources which brings huge penalty in area and power.

B. Transfer Latency

The encoding in sequential CODECs is processed bitby-bit and it takes k cycles, where k is the codeword length.But Whearas in the Standard-basis CODEC module, the encoder encodes the message with a codeword, so that the codes from different encoders are orthogonal. Hence the speed of the Standard-basis CODEC module is improved.

III. STANDARD BASIS CODEC

A. Standard Basis Encoder

Orthogonal code is used in the the Standard-basis based (SB) codec. AND operation is performed in the encoding module for the input data and orthogonal code.



Retrieval Number: B3148129219/2019©BEIESP DOI: 10.35940/ijeat.B3148.129219 Journal Website: www.ijeat.org

56 Blue Eyes Intelligence Engineering & Sciences Publication

Published By:

CDMA design for on-Chip Communication Network

The resultant is EX-OR data with the orthogonal code and it results in binary sum (BS).



Fig. 2. Standard Basis Encoder

B. Standard Basis Decoder

In the Standard basis decoder, the AND operation is performed for the orthogonal code and Binary Sum.The resultant is EX-OR with each bit. The result is stored in the one bit accumulator . Original data can be reconstructed after the simple accumulation of these chips. The Design is implemented using Modelsim software. This result in overall area and power reduction compared to existing method.



Fig. 3. Standard Basis Decoder

C. Working of Standard Basis Encoder

The Message from the source is given as input to the AND gate on a chip basis. This will give rise to n number of encoded data along with an orthogonal code of a standard basis. The encoded data from various source are combined through an EXCLUSIVE-OR operation. A Output signal is generated which is in binary and it is transferred to the destination serially as shown in Fig. 3.



Fig.4. Working of Standard Basis Encoder

D. Working of Standard Basis Encoder

At the receiver the output binary sum and its orthogonal code are ANDed on the chip-by-chip basis and it is sent to an accumulator .The Message data is retrived from the accumulator after n number of chips are accumulated. It is to be noted that there is always only one chip equal to 1 and rest are equal to 0 for one particular orthogonal code. This accumulated value is maximum 1 and it can be stored in a 1-

bit accumulator. Therefore, in the Standard Basis decoding module, one AND gate and one 1-bit accumulator is used. It results in fewer logical resources at the Standard Basis Decoder



Fig. 5. Standard Basis Encoder

IV. RESULTS

The Simulation results for Walsh and Standard Basis CODECs are taken and the area, power and speed are compared. In this project, existing method (Walsh Basis Codec) and proposed method (Standard Basis Based Codec) is implemented using modelsim software.



Fig. 6. Simulation of Walsh Based Code

Published By: Blue Eyes Intelligence Engineering & Sciences Publication



Retrieval Number: B3148129219/2019©BEIESP DOI: 10.35940/ijeat.B3148.129219 Journal Website: www.ijeat.org



International Journal of Engineering and Advanced Technology (IJEAT) ISSN: 2249-8958 (Online), Volume-9 Issue-2, December, 2019

File Edit View Add Format Tools Window



Fig. 7. Simulation of Standard Basis Based Code

The simulated results shows that the standard Based Codec has less area, low Power and hih speed.

v. ANALYSIS



ля)	∑ FFGA Design Summary ▲	ummay 🖌 WALSH Project Status						
uces for: Synthesis/Inplementation	Design Overview	Project File: volitize		Current State: Paced		d and Routed		
EN851	višiti – 🖓 Šumay		vb_code	· Eros:		No Errora	No Erros	
Escance-righte Disk mate-belaw (dr. mate ubit)	108 Propeties	Target Device:	x:2600e-76676		• Warnings:	34 Warrings		
Newb code - behav (vb. code vhd)	- 🖉 ining Londrandi - 🖸 Prost Renot	Product Version:	ISE, 8.1	• Updated:		Sun Feb 3 20:15:58 2019		
	- Coci Reat							
Sources 🚜 Snanshota 🖪 I bravies	Geros and Warnings			Device Utiliz	ation Summary			
Contras Canal	Synthesis Messages	Logic Utilization	U	ed	Available	Utilization	Note(s)	
center)	- 🛛 Translation Nessages	Number of Sice Latches		16	13,824	15		
Celler.	- 🖉 Nap Messages	Number of 4 input LUTs		24	13,824	15		
🗄 🙌 Tarolate	Place and Poule Messages	Logic Distribution						
B ()() Nap	- D Ritran Messages	Number of occupied Slices		17	6,912	13		
H () Hate & Hude	- Al Current Messages	Number of Sices containing only related	logic	17	17	100%		
Circle Review Revort	Cetaled Reports	Number of Sices containing unrelated to	je l	0	17	1		
Aanchronous Delay Report	D Colini David	Total Number of 4 input LUTs		24	13,824	13		
20 Pad Report	Project Properties	Number of bonded (CBs		5	510	11		
Guide Results Report	- 🛛 Enable Chilarces Design connary - 🗋 Enable Message Fillering	108 Latches		5				
🛯 🎾 MFPR Results Unities	🛛 Display Incremental Messages	Number of GCLKs		1	4	25		
COORD Contract Post Place & Route Static Timin	Enhanced Design Summary Contents	Number of GCLKICBs		1		21		
Vew/bdt Placed Design (Plooplame)	- U Stow Bros	Total equivalent rate count for d	sim	249	,			
 Vew cost noceso Leago (Price 2000) Analyze Power (KPower) 	G Show Falling Constraints	Additional JTAG gate count for 108s	-	288				
Generale Prover Data	Show Cook Report		1					

Fig. 8. Walsh Method Area Analysis

Retrieval Number: B3148129219/2019©BEIESP

DOI: 10.35940/ijeat.B3148.129219

Journal Website: www.ijeat.org

AOE9GE (A) COLEUE (U LOMEL (U M)	B	1(-, 1)	B(11)
cint 18	rower summary:	I(MA)	r(mw)
yranic 45.53 84.47	Total estimated power consumption:		118
Liescent 15.00 27.00			
0033 3.3	Vccint 1.80V:	62	111
uescent 2.00 6.60	Vccn33 3.30V:	2	1
tal Powe 118.07			
tup Cure 500.00	Chalm	20	60
tery Capacity (nA Hours) U.CU	Circas.	37	07
isy us (rous)	Inputs:	8	0
	Logic:	0	0
	Outputs:		
	Vcco33	0	0
	Signals:	0	0
ummary Power S. Current S. Themal	Ouiescent Vccint 1.80V:	15	27
	Quinternet Veren 22 2 20V-	1	7
Data Views	Quescen (Coopstar).	•	1
a 🖥 Tipes			
🗄 🛄 Docks			
e 🔄 Inputs			
e 🗋 Cutputs	Thermal summary:		
🖲 🗋 Sgrab	Estimated junction temperature:		270
Report Views	Ambient temp:		25C
Power Report	Case temp:		270
	Theta LA:		17C/W
	1404 975		1/6/1

Fig. 9. Walsh Method Power Analysis

Σ File Edit View Project Source Process Window	Help	
0)800000000000000000000000000000000000	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	
Stores X Stores for Softwas Independition Constitution (Software) Constitution (Software) C	If Follage Summy Timing Sumary: Speed Brasic: -7 Offoperas DirigUrdamu Minimum period: 12.4176s (Maximum Frequency: 80.14685c) Prouffopera Minimum period: 12.4176s (Maximum Frequency: 80.14685c)	4
Rome Stands Close X	Cook Report Finance contractional path delay: No path frond Server Memory Server Memory Traing Detail: Traing Detail:	
B (XO) Rep Frozie - (XO) Pace I Frozie - (XO) Pace I Frozie Frozent - (XO) Report Frozen	Imigenages Timing constraint: Default period analysis for Clock 'eno dec' Iming and the second	
AyrCharlos Legi report AyrCharlos Legi report Gyle Reuds Peport Gyle Reuds Peport VPPR Reuds Litities VOGGenerale Pod Pace Pace State Timi	Syntesk Reput Delay: 6.258ns (Levels of Lopic = 4) -Syntesk Optor Summy Source: mbsl 0 (LADCE) -KU Completor Destination: r (LADCE) -KU Completor Source: Clock: -KU Completor Destination: r (LADCE) -KU Completor Destination: r (LADCE) -KU Completor Destination: r (LADCE)	
Ven Eich Rozel Deign (Rozener)	-MorontHLlipHean -JuniedSythean -HndRaph Date Beth: nhal D to r -HndRaph Gatte Det Callin-Yout famous Delay Delay Logical Dame (Det Dame)	,
er hoceses	L'Deipr Sumay 🔓 di gute 🗋 Synteen Repur.	,

Fig. 9. Walsh Method Delay Analysis



Published By: Blue Eyes Intelligence Engineering & Sciences Publication

3258

CDMA design for on-Chip Communication Network

B. ANALYSIS OF STANDARD BASIS METHOD

orm	× Dif FPGA Design Summary			WALSH P	roject Status			
ources for: ajminesis/imperientation	Design Overview	Project File:			Current State:	Placed and Ro	Placed and Routed	
0 wash	Sumay	Nodule Name:	sb_code		+ Errora:			
- N-B-sb code -behav (b) code ihd	Dis repeties	Target Device:	ndelike	杨衍	• Warnings:			
wb_code - behav (vb_code vhd)	- Provi Recot	Product Version:	ISE, 8.1		+ Updated:	Sun Feb 3 201	17292019	
	- Clock Report							
Sources 📣 Snapshota 🗋 Libraries	6 Erros and Warnings			Device Utili	ration Summary			
4 (0	- 2 Synthesis Messages	Logic Utilization		Used	Available	Utilization	Note(s)	
Center	Tanslation Messages	Number of Sice Latches		2	13,824	13		
toesses:	A Map Messages	Logic Datribution						
Add beating source	Place and House Messages	Number of occupied Slices		2	6,912	找		
Veu Deim Sumer	- River Hennes	Number of Sices containing only	related logic	2	2	100%		
Design Wildes	- Al Current Messages	Number of Slices containing unre	leted logic	0	2	0,		
🖞 User Constraints	Detailed Reports	Number of bonded (CB)		2	510	13		
😲 🚹 Synthesize - XST	Calutoria David	* 108 Lather		2				
()() Inplement Design	Project Properties County Control Control County County			1	4	283		
(XO) Translate	- D Enable Extension Ellering	Number of GCL KOBa		1	4	25		
C (V) Rep	- Display Incremental Messages	Total equivalent gate cour	for design	20				
Pare & Roste Benot	Enhanced Design Summary Contents	Additional JTLG sale count for 1)Bi	14				
Ozck Reson Report	- U Stow Bros							
Aynchronous Delay Report	- Show Faling Constraints			Performan	ice Sunnary			
Ped Report	- D Show Clock Report	Final Timing Score:	0		Prost Data:		Prout Recort	
Citis Dan & Danad	- E	Barden Bander	HOwe	Constants Do not	Dark Date:	Chair David		

Fig.10. Standard basis Method Area Analysis



Fig. 11. Standard basis Method Power Analysis

Hij	889
22 8 49 X 88 49 A K	
EWA hop immy Initig formary: Imit representation Speed forder: -7 Optimizing Speed forder: -7 Opt	
System Report Dataly: 2.45ins (Lensis of Logis = 0) System Report Source: shall (LATCE) -Output Bestimation: del 3 (LATCE) +OL Report Source: shall (LATCE) +OL Report Source: del 3 (LATCE) +OL Report Bestimation: del 3 (LATCE) +OL System Bestimation: Gete: Howeard/OL System Bata Rete: shall to del 3 Bata Rete: Bata Rete: Bata Inter Report Cellistin-Yoon: fenote	
	Wij R.R. (a) (a) (b) (b) (c) (c) (c) (c) (c) (c) (c) (c) (c) (c

Fig. 12. Standard basis Method Delay Analysis

The total logic cost of the SB method is lesser than that of the WB method, since each operation needs less logical resources. We compared the performance of CDMA NoC's using the two encoding/decoding schemes. Besides the encoder module and decoder module, other on-chip modules, such as network scheduler, parallel to- serial modules, and serial-to-parallel modules, are all included in the NoC's.

Table I	Analysis	Of Sb	And	Wb	Methods
---------	----------	-------	-----	----	---------

Design method	Power (mW)	Area (gate count)	Delay (ns)	Frequency (MHz)
Walsh codec	118	249	6.23	80.146
Standard basis based codec	111	20	2.451	204.03



3259

Published By:

& Sciences Publication



VI. CONCLUSION

Each operation in SB method requires only few resources hence the logic cost is lesser than that of the WB CODEC. The performance of CDMA NoC's such as serial-to-parallel converter , parallel to- serial converter and network scheduler are Compared.

The proposed Standard Basis CDMA NOC method can be designed by using simple design with Low power, low cost and less area. The delay is decressed and the throughput of NoC's is increased in this proposed method. From the simulated results, it is found that this method has improved performance than the previous methods.

Thus the latency, chip area and power are reduced in the proposed Standard basis based method when compared to the existing Walsh method.

REFERENCES

- 1. Xin Wang, Tapani Ahonen, and Jari Nurmi on "Applying CDMA Technique to Network-on-Chip" in IEEE transactions on very large scale integration (vlsi) systems, vol. 15, no. 10, october 2007.
- Xin Wang, and Jari Nurmi on "Modeling A Code-Division Multiple-Access Network-on-Chip Using SystemC" in IEEE 2007.
- 3. Ahmed A. El Badry and Mohamed A. Abd El ghany on "CDMA Technique for Network-on-Chip" in IEEE 2012.
- 4. Soumyajit Poddar, Prasun Ghosal, Priyajit Mukherjee, Suman Samui and Hafizur Rahaman on "Design of An NoC with On-chip Photonic Interconnects Using Adaptive CDMA links" in IEEE 2012.
- Anuroop Vidapalapati, Vineeth Vijayakumaran, Amlan Ganguly, Andres Kwasinski on "NoC Architectures with Adaptive Code Division Multiple Access based Wireless Links" IEEE 2012.
- Gopinath Venkatagiri, Dr.Ch.Ravikumar on "A New Cdma Encoding/Decoding Method For On-Chip Communication Network" in International Journal Of Professional Engineering Studies Volume 9 /Issue 1 / AUG 2017.
- 7. Anitha, G. Vijayakumari, V. "Novel fuzzy based approach for maximizing network lifetime through optimal cluster-head and relay node selection in wireless sensor network" Journal of Intelligent & Fuzzy Systems, vol. 37, no. 1, pp. 1019-1031, 2019.
- S. Jaipriya; S. Malathy; K. Srinivasan; B. Priyanka; L. Charliene Karunya "A Framework for Energy Optimization in Wireless Sensor Nodes at Ad-Hoc network, 2018 2nd International Conference on I-SMAC, 30-31 Aug. 2018

AUTHORS PROFILE



Dr.A.Kirthika, has completed her B.E., ECE from K.S.Rangasamy college of Technology in 2002 and M.E., VLSI Design from Kongu Engineering college in 2009. she has completed her Ph.D in the area of VLSI in 2018. She is currently working as Associate Professor in department of Electronics and Communication

Engineering, Sri Krishna College of technology, Coimbatore ,with an working experience of 14 years. Her Research interest includes Networks, VLSI ,Image processing, and communication.



Ms.DhivyaPriya.E.L., has completed her B.E., ECE from K.S.Rangasamy college of Technology in 2015 and M.E.,Communication Systems from Kongu Engineering college in 2017. She is currently working as Assistant Professor in department of Electronics and Communication Engineering, Sri Krishna College of

Technology,Coimbatore with an working experience of Two years. Her Research interest includes Image processing, antenna and optical communication.



Ms.S.Thenmozhi, has completed her B.E., ECE in 2011 and M.E., Communication Systems in 2013. She is currently working as Assistant Professor in department of Electronics and Communication Engineering, Sri Krishna College of Technology, Coimbatore with an

Retrieval Number: B3148129219/2019©BEIESP DOI: 10.35940/ijeat.B3148.129219 Journal Website: www.ijeat.org

Published By: Blue Eyes Intelligence Engineering & Sciences Publication

3260



working experience of Six years. Her Research interest includes Wireless sensor networks, Mobile Ad-Hoc Networks.