Designing of Counters using JK Flip-Flop in Quantum Dot Cellular Automata

E. Prashanthi, H. Bhagya laxmi

Abstract: In the post-CMOS condition an enormous development was played by the qca progress. As the CMOS improvement has a scaling trouble in focal nanometer drives, the best choice for CMOS progress was a quantum-spot cell automata progress. It has the combined thought of quantum mechanics & cell automata. QCA (quantum bit cell automata) was a quantum wonder that gives another computational stage to structure electronic circuits using quantum contacts & move information at nano level as a substitution of standard CMOS based movement. In standard CMOS improvement, transistors are used to make any robotized circuit yet in QCA, qca cells are used to make moved circuits & wire. In this paper, we proposed the breeze around counters using JK flip-flop. 2-piece & 4-piece counters are executed using the QCA Technology. The perspective was filtered through &the solace of the circuit was surrendered by using QCA sketcher contraption.

Key words: quantum spot cell automata, counters, JK flip-flop, QCA organizer gadget.

I. INTRODUCTION

The circumstance of the pushed business has changed basically due to the quick improvement in the progression. Generally CMOS excessively perceived indeed understood progression was applied in the structure of current actuated clarification circuits. As displayed by Gordon Moore's aching, the standard CMOS based contraptions advanced from micron to imperative submicron & some time later to nanometer over late decades. As the transistor size was diminishing, the improvement was going toward some physical & scaling obstructs, for instance, tunneling streams, sub-edge spillage, quantum impacts, influence cost, to interconnect delay. So elective evaluations have been done to build up another progress which can allow the improvement of the device thickness.

Craig Lent el at. Proposed another physical execution of an automation framework using the quantum spot cells in 1993. It promptly got reputation & made in 1997. So now reliably's QCA (quantum contact cell automata) was one of the charming subjects & was used for use of nano-scale circuits. In QCA, the clarification states are not managed as the charming subjects & was used for use of nano level as a substitution of standard CMOS based movement.

beginning with one cell then onto the join by advancement of polarization passed on instead of electrical stream. Information was coded using cells holding only 2 stable states used to address moved characteristics. Near cells impact each other like the domino chain. Thusly the area required by the QCA cell was low & the trading speed of the cell was enthusiastic. All things considered the power use was extraordinarily low. So the inclinations over CMOS join lesser deferment, high thickness circuits & low power use. Since QCA cells move information by the advancement of charmed charge rather than stream of current.

II. BASICS OF QCA

QCA cell was the central bit of this headway merges the nano-scale square with four charged compartments that are called quantum spots in its corners & two adaptable electrons. a electrons will by an live corner to corner to each other because of air central electrostatic repulsive power between am. ay will by & large keep a most remote partition between each other in a square model structure & produce two novel states watching out for system for deduction 0 (tended to as p=-1) & reason 1 (tended to as p=+1) & by engineering as cells, system for deduction limits are done.

There are 2 separation conditions in QCA cell that can be used to address twofold side interests 0 & 1 as showed up in figure: 3

Fig: 3 Binary depictions of QCA cells.

Figure: 1 Anatomy of QCA cell

Figure: 2 Electrons in potential well

Fig: 3 Binary depictions of QCA cells.

QCA wire was depended upon to transmit signals. a wire was made by working by building two or three cells in a line. In a wire an electron terribleness saw by a cumblic
correspondence between one cell & its neighbor will change polarization of a going with cell (neighbor cell). This approach will proceed down a length of a wire. To keep up an improvement of data sufficiently through a wires, we should give a best clock signal. In a standard QCA wire a relative polarization state was passed on which was appeared in fig: 4

![Fig: 4 QCA wire using ordinary QCA cells](image)

(A) QCA INVERTER:

A inversion was a most principal advancement of cutting edge contraptions. a QCA inverter was framed by sorting out cells corner to corner from each other.

![Fig: 5 Two different topologies of QCA inverter](image)

(B) QCA MAJORITY GATE:

The basic structure of overwhelming part entry contains least five QCA cells to address it. Four of am are in four stand-disconnected ways making amselfes at an edge of 90 degree with a closest neighboring cells on a substrate & are was one cell which was in explanation behind relationship of am as appeared in fig: 6

![Fig: 6 (a) QCA cell arrangement (b) symbol for majority gate](image)

The Boolean expression was

\[ M(A, B, P) = A \cdot B \cdot \overline{P} + A \cdot P + B \cdot P \]

(C) CLOCKING:

Clock was used to crush a tunneling hinders between a reaching quantum spots. In this way to keep up a basic tolerable ways from a information from getting lost, a information sign ought to have been restored once in a while during a transmission strategy.

![Fig: 7 four clock zones in QCA](image)

III. PROPOSED METHODOLOGY

The instigated contraptions are confined into 2 classes: combinational & dynamic. Boolean strategy for speculation limits which are used in regular CMOS improvement, at any rate in powerful circuits its existence table was seen from which a Boolean explanations were settled.

JK flip-flop:

The JK Flip-flop resembles a SR Flip-flop yet are was no change in state when a J & K inputs are both LOW. This sensible JK flip-flop was regularly used among all other flip-flop structures & was considered as a broad flip-flop circuit. a data sources J & K are named after its maker jack kilby. Fig:8 address a JK flip-flop sifted through using lion's offer entryways & its strategy in QCA originator instrument.
Counter was a back to back circuit & a fundamental piece of front line structures. It fuses set flip-flops related in a sensible manner to check a course of action of data beats. Here a counter was recognized with a persistent relationship of JK flip-flop in QCA using QCADesigner gadget which was showed up in underneath circuits. In this paper we are looking 2-piece, 3-piece & 4-piece synchronous counter composed by using QCA progress.

2-BIT COUNTER USING JK FLIP-FLOP:

The 2-piece synchronous up counter showed up in Fig. 9 was worked by falling two a two obligations of JK flip-flop. Yield a gives a least essential bit of a 2-piece synchronous counter. To make a MSB, yield B must be improved every two cycles. Right when yield An was reason 0, yield B will hold, & when yield An was premise 1, yield B will flip. Essentially, yield B was improved when yield a goes from procedure for deduction 1 to introduce 0.

3-BIT COUNTER USING JK FLIP-FLOP:

The below figure indicates the 3-Bit counter using JK flip-flop. The outcome was a four-piece synchronous counter. Each higher referencing flip-flops are set up to flip i.e., both J & K inputs "high" if a Q yields of all past flip-flops are "high." Otherwise, a J & K commitments for that flip-lemon will both be "low," setting it into a "get" mode where it will keep up its
Designing of Counters using JK Flip-Flop in Quantum Dot Cellular Automata

present yield state at a going with clock beat. Since a first (LSB) flip-flop needs to flip at each clock beat, its J &K inputs are will be "high" perseveringly. a going with flip-flop need on an essential level 'see' that a vital flip-disorder's Q yield was high to be set up to flip.

(a) Block diagram:

(b) Layout using QCA

(c) Simulation result using QCA

Fig: 11 4-bit synchronous counter using JK flip-flop

TABLE: I counter design: No. of cells & area occupied

<table>
<thead>
<tr>
<th>counters</th>
<th>cells</th>
<th>Area(μm²)</th>
<th>Delay</th>
</tr>
</thead>
<tbody>
<tr>
<td>2-bit synchronous counter</td>
<td>240</td>
<td>0.26</td>
<td>2 clock cycles</td>
</tr>
<tr>
<td>3-bit synchronous counter</td>
<td>428</td>
<td>0.48</td>
<td>2 clock cycles</td>
</tr>
<tr>
<td>4-bit synchronous counter</td>
<td>652</td>
<td>0.72</td>
<td>2 clock cycles</td>
</tr>
</tbody>
</table>

IV. CONCLUSION

In this paper we have masterminded a 2bit, 3bit & 4bit synchronous counters utilizing QCA progression & saw a estimation of circuits which are checked utilizing QCADESIGNER gadget. In like manner with a few changes in a circuits we can watch n-bit synchronous counter & barely any reasonable forms of 2 piece, 3 bits & 4bit counter.

REFERENCES