Impact of Process Variations on Delay in Carbon Nanotube Based Bus Interconnects At Different Technology Nodes

Ch. Praveen Kumar, E. Sreenivasa Rao, P. Chandrasekhar

Abstract: This paper presents the impact of process variations in carbon nanotube based advanced bus interconnects such as single walled carbon nanotube (SWCNT), multi walled carbon nanotube (MWCNT) and mixed carbon nanotube bundle (MCB). The impact of temperature variations on parasitics of interconnects for variable interconnects at different technology nodes is analyzed. From the analysis, it reveal that the mixed bundle carbon nanotube offering the lower parasitics even higher temperatures compared to SWCNT and MWCNT which leads to lower delay and crosstalk effect when it is used in bus interconnects. Further we have also done delay analysis by changing the bundle area, number of shells and metallic ratio of three interconnect structures with the insertion of obtained parasitics using empirical formulas. It is proven that the mixed CNT (MCB) interconnect structures offered a lesser delay compared to other CNT interconnect structures. All the analysis has been done using MATLAB at 22nm and 32nm technology nodes.

Keywords: Single walled carbon nanotube (SWCNT), multi walled carbon nanotube (MWCNT) and mixed carbon nanotube bundle (MCB), temperature dependent, parasitics, interconnects.

I. INTRODUCTION

In current nanometer regime, MOS technology especially at below 32nm is suffered due to performance degradation of conventional copper interconnect material for very large scale integration (VLSI). Due to increasing interconnect lengths, Cu/ low-k materials have to face certain issues like electromigration. Electromigration induced hillock and void formation can damage the circuit performance at global level of interconnects [1]. To avoid such type of issues, researchers are like to find some alternative material suitable for global on-chip interconnects. In search of novel interconnect materials, carbon nanotubes (CNTs) can be considered as suitable material for global VLSI interconnects. In general, CNTs are well-known as carbon allotropes [1].

The cylindrical structure is basically used to make it by rolling of graphene sheets. Graphene is consisted by monolayer sheet of graphite having sp² carbon atomic bond arrangement of honeycomb lattice structures. Encouragingly, the sp² bonding of atoms in diamond is weaker than sp³ bonding in graphite that makes graphene extremely strong material [2]. Therefore, the atomic structure and physical properties of CNTs are unique because it is capable to carry large amount of current [3] as well as provides high thermal conductivity [4], long ballistic transport length [5], and high mechanical strength [6-8].

Basically, CNTs have unique atomic structure made by rolled up graphene sheets. Depending on the number CNT shells, the interconnect lines can be categorized as single-walled CNTs (SWCNTs) and multi-walled CNTs (MWCNTs). A SWCNT bundle is formed by a number of SWCNTs packed in the bundle. In this research paper, the analysis of propagation delay is carried out for SWCNT and MWCNT having different widths and heights. The bundle height and width is varied at different technology nodes such as 32nm and 22nm followed by ITRS 2016 [9]. At the time of fabrication, the primary concern with different diameter controlling methods is just because of limitations as well as effective parameters [10]. Hence, it is impractical to realize a pure MWCNT bundle having CNTs with similar diameters. Therefore, a realistic bundle having CNTs of different diameters can be preferred to fabricate and model in future global VLSI interconnects [11-17]. Due to the less complexity involved in fabrication, this paper focused on a mixed CNT bundle (MCB), wherein SWCNTs and MWCNTs are randomly distributed [10].

This paper presents the impact of process variations in carbon nanotube based advanced bus interconnects such as single walled carbon nanotube (SWCNT), multi walled carbon nanotube (MWCNT) and mixed carbon nanotube bundle (MCB). The impact of temperature variations on parasitics of interconnects for variable interconnects at different technology nodes is analyzed. From the analysis, it reveal that the mixed bundle carbon nanotube offering the lower parasitics even higher temperatures compared to SWCNT and MWCNT which leads to lower delay and crosstalk effect when it is used in bus interconnects. Further we have also done delay analysis by changing the bundle area, number of shells and metallic ratio of three interconnect structures with the insertion of obtained parasitics using empirical formulas. It is proven that the mixed CNT (MCB) interconnect structures offered a lesser delay compared to other CNT interconnect structures. All the analysis has been done using MATLAB at 22nm and 32nm technology nodes.
The rest of the paper is organized as follows: section 2 deals about equivalent RLC Parameters of SWCNT, MWCNT and MCB Interconnects. The time delay analysis with empirical formulas is discussed in section 3. Finally, section 4 concludes the work.

II. EQUIVALENT RLC PARAMETERS OF SWCNT, MWCNT AND MCB INTERCONNECTS

This section deals the estimation of resistance, inductance and capacitance of single walled carbon nanotube (SWCNT), multi walled carbon nanotube (MWCNT) and mixed carbon nanotube bundle (MCB) interconnects.

A. Single walled carbon nanotube (SWCNT)

Interconnect line is realized by means of a bundle of $N$ equally spaced SWCNTs, fixed at the Vander Waals distance $\delta$, having the same radius $r_{sw}$ and in the hypothesis of a perfect hexagonal packed structure[18,19].

Lattice constant $\Delta = 2r_{sw} + \delta$  

(1)

Bundle radius $r_b = r_{sw} + \Delta(N_s - 1)$

(2)

Number of SWCNTs in the hexagonal structure is

$N_s = \text{int}_\text{part} \left( \frac{\omega - r_{sw}}{\Delta} \right) + 1$  

(3)

Number of conducting Channels

$n = \begin{cases} 2aTr_{CNT} + b & r_{CNT} \geq \frac{dT}{2T} \\ \frac{2}{3} & r_{CNT} < \frac{dT}{2T} \end{cases}$  

(5)

Contact Resistance $R_m = \frac{1}{N} \left( \frac{R}{2N} + R_m \right)$

(6)

Effective Mean Free Path $\gamma = \frac{2*10^3}{T/T_0 - 2} r_{CNT}$

(7)

Resistence $R = \frac{R}{2nN\gamma}$

(8)

Capacitance $C = \frac{\cosh^{-1} \left( \frac{r_{sw} + d}{rb} \right)}{2\pi\varepsilon_0\varepsilon_r} + \frac{1}{2nC_q}$

(9)

Inductance $L = \frac{L_k}{2n_{tot}} + L_m$  

(10)

B. Multi walled carbon nanotube (MWCNT)

Interconnect line is realized by means of a single MWCNT with an external radius $r_N = \frac{W}{2}$.

Number of shells as

$N = \text{int}_\text{part} \left[ r_N - r_1 \right]$  

(11)

The lumped parameter $R_m$

$R_m = \left[ \sum_{j=1}^{N} \left( \frac{R_j}{2nj} + R_m \right) \right]^{-1}$  

(12)

Number of channels

$n_j = \begin{cases} 2aTr_j + b & r_j > \frac{dT}{2T} \\ \frac{2}{3} & r_j < \frac{dT}{2T} \end{cases}$  

(13)

Total Number of conducting Channels $n_{tot}$

$n_{tot} = \sum_{j=1}^{N} n_j$  

(14)

Mean free path $\gamma = \frac{2*10^3}{T/T_0 - 2} r_{CNT}$

(15)

Resistance of Multiwall Carbon Nano Tube

$R = \sum_{j=1}^{N} \left( \gamma \right)^{-1}$

(16)

Capacitance of MWCNT

$C = \frac{\cosh^{-1} \left( \frac{r_{sw} + d}{rb} \right)}{2\pi\varepsilon_0\varepsilon_r} + \frac{1}{2nC_q}$

(17)

Magnetic Inductance $L_k = \frac{h}{\nu f * 2*\varepsilon^2}$

(18)

Inductance of Multiwall Carbon Nano Tube

$L = \frac{\mu_0}{2\pi} \cosh^{-1} \left( \frac{r_{sw} + d}{rN} \right) + \frac{L_k}{2n_{tot}}$  

(19)

C. Mixed Carbon Nano Tube (MCB)

A SWCNT and MWCNT bundle of width, W, and height, H, are placed above the ground plane at a distance. The diameter of SWCNT is $D$.
whereas the MWCNT consists of inner shell and outer shell diameters of Dinner and $D_{outer}$ respectively. The inner shell spacing of MWCNT is equivalent to the Vander-Waal’s gap $\delta=0.34$nm [18].

The outer shell diameter of MWCNT

$$D_{outer} = D_{inner} + 2 \cdot \delta \cdot (p - 1)$$

Total Number of CNTs in a bundle

$$N_{bundle} = \left[ N_a \cdot N_b \cdot \left( N_a / 2 \right) \right]$$

Number of CNTs in vertical direction

$$N_a = \left[ \frac{H}{(D + \delta)} \right]$$

Number of CNTs in Horizontal direction

$$N_a = \left[ \frac{W}{(D + \delta)} \right]$$

Conducting Channels of each shell

$$N_i(D_i) = n_j = \begin{cases} K_1TD_i + K_2 & D_i \geq \frac{dT}{2T} \\ \frac{2}{3} & D_i < \frac{dT}{2T} \end{cases}$$

Total Number of Conducting Channels of bundle SWCNT

$$N_{tot}^{SWCNT} = (N_{bundle})^{SWCNT} \cdot N_i(D_i)$$

Total Number of Conducting Channels of bundle MWCNT

$$N_{tot}^{MWCNT} = (N_{bundle})^{MWCNT} \cdot \sum_{i=0}^{p} N_i(D_i)$$

Quantum Capacitance

$$C_q = \frac{2 \cdot e^2}{h \cdot \nu_f} \cdot \left( N_{tot}^{SWCNT} + N_{tot}^{MWCNT} \right)$$

Electrostatic Capacitance

$$C_e = \frac{2 \cdot \pi \cdot e_0 \cdot e_r \cdot \cosh^{-1} \left( \frac{D_{outer} + 2H_t}{D_{outer}} \right)}$$

D. RLC Values of SWCNT, MWCNT and MCB at different technology nodes

In this section, we have calculated the resistance, capacitance and inductance values of different interconnect structures such as SWCNT, MWCNT and MCB by varying length at 22nm and 32nm technology nodes. From the analysis, it is evident that the resistance, inductance and capacitance is very less in mixed CNTs compared to the MWCNT and SWCNT interconnects. The resistance, capacitance and inductance of three interconnect structures such as MCB, MWCNT and SWCNT are tabulated in Table I by varying the interconnect length at 22nm. For all the MATLAB simulations MCB has given a very less R, L, C values. We have also tabulated the resistance, capacitance and inductance of the same three interconnect structures such as MCB, MWCNT and SWCNT in Table II by varying the interconnect length at 32nm. All the values calculated at room temperature and even temperature changes, the RLC parameters changes. These RLC values are used to analyze time delay performance of different interconnects by changing the temperature at different technology nodes.

III. TIME DELAY ANALYSIS

This section deals the time delay analysis of single walled carbon nanotube (SWCNT), multi walled carbon nanotube (MWCNT) and mixed carbon nanotube bundle (MCB) interconnects. To evaluate the performance of carbon nano interconnects, the time delay analysis has to perform. The analytical expression has considered for examine the 50% time delay is [19]

$$T_{50\%} = \left( 1.48 \cdot q + e^{-2 \cdot \phi \cdot 31} \right) \cdot \sqrt{L_i \left( C_i + C_L \right)}$$

$$q = \frac{2 \left( R_f + R_m \right) \left( C_i + C_L \right)}{\sqrt{L_i \left( C_i + 2C_L \right)}}$$

Where $R_f$ and $C_L$ represent the input resistance and load capacitance.
Impact of Process Variations on Delay in Carbon Nanotube Based Bus Interconnects At Different Technology Nodes

Table I: Estimated R, L and C Values of MCB, MWCNT and SWCNT at 22nm

<table>
<thead>
<tr>
<th>Length (µm)</th>
<th>MCB</th>
<th>MWCNT</th>
<th>SWCNT</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>R (KΩ)</td>
<td>L (nH)</td>
<td>C (fF)</td>
</tr>
<tr>
<td>200</td>
<td>1.38</td>
<td>3.22</td>
<td>1.964</td>
</tr>
<tr>
<td>500</td>
<td>3.4</td>
<td>8.05</td>
<td>4.91</td>
</tr>
<tr>
<td>1000</td>
<td>6.9</td>
<td>16.1</td>
<td>9.82</td>
</tr>
<tr>
<td>1500</td>
<td>10.3</td>
<td>24.2</td>
<td>14.7</td>
</tr>
<tr>
<td>2000</td>
<td>13.8</td>
<td>32.3</td>
<td>19.6</td>
</tr>
</tbody>
</table>

Table II: Estimated R, L and C Values of MCB, MWCNT and SWCNT at 32nm

<table>
<thead>
<tr>
<th>Length (µm)</th>
<th>MCB</th>
<th>MWCNT</th>
<th>SWCNT</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>R (KΩ)</td>
<td>L (nH)</td>
<td>C (fF)</td>
</tr>
<tr>
<td>200</td>
<td>0.6</td>
<td>1.54</td>
<td>1.97</td>
</tr>
<tr>
<td>500</td>
<td>1.6</td>
<td>3.85</td>
<td>4.93</td>
</tr>
<tr>
<td>1000</td>
<td>3.2</td>
<td>7.7</td>
<td>9.93</td>
</tr>
<tr>
<td>1500</td>
<td>4.8</td>
<td>11.5</td>
<td>14.81</td>
</tr>
<tr>
<td>2000</td>
<td>6.94</td>
<td>15.4</td>
<td>19.65</td>
</tr>
</tbody>
</table>

Figure 1: Delay variation of SWCNT, MWCNT and MCB interconnects for different temperatures by varying the length at 22nm technology

From the time delay expressions, we have estimated the time delay for different interconnect structures such as MCB, SWCNT and MWCNT by varying the process parameters such as temperature, bundle area and metallic ratio with respect to length of the interconnect. All the interconnect dimensions are considered from ITRS data at different technology nodes such as 22nm and 32nm [9].
The time delay analyzed and plotted in figure 1 and figure 2 for different temperatures such as 250k, 300k, 350k, 400k with respect to interconnect length variation. In all the graphs mixed CNT bundle interconnect has given a better performance compared to other interconnects such as SWCNT and MWCNT. Actual process parameters variation range is for temperature is 293.4k to 393.5k, for metallic ratio is considered 1/3, but it can vary maximum 30% and for densely packed bundle area is considered 0.077 µm², it can also vary maximum 10% in width and height [18]. We have also estimated the delay values at room temperature (300k), 10% bundle area variation, metallic ratio 0.3 (30% variation) for all interconnect structures such as SWCNT, 3-shell MWCNT, 5-shell MWCNT and MCB at 22nm and 32nm technology nodes, shown in figure 3, figure 4 and figure 5. All the simulations has done in MATLAB and it is evident that the mixed CNT (MCB) interconnect structure offered a lesser delay compared to other CNT interconnect structures.

Figure 2: Delay variation of SWCNT, MWCNT and MCB interconnects for different temperatures by varying the length at 32nm technology

Figure 3: Delay variation of SWCNT, MWCNT (3 and 5-shell) and MCB interconnects for 300k temperature by varying the length at (a) 22nm technology (b) 32nm technology
Impact of Process Variations on Delay in Carbon Nanotube Based Bus Interconnects At Different Technology Nodes

Figure 4: Delay variation of SWCNT, MWCNT (3 and 5-shell) and MCB interconnects for 10% variation of bundle area by varying the length at (a) 22nm technology (b) 32nm technology

Figure 5: Delay variation of SWCNT, MWCNT (3 and 5-shell) and MCB interconnects for 30% variation of metallic ratio by varying the length at (a) 22nm technology (b) 32nm technology

IV. CONCLUSION

The impact of process variations in carbon nanotube based advanced bus interconnects such as single walled carbon nanotube (SWCNT), multi walled carbon nanotube (MWCNT) and mixed carbon nanotube bundle (MCB) are analyzed and the tabular and graphical observations are reported. From the analysis, it reveal that the mixed bundle carbon nanotube offering the lower paracitics even higher temperatures compared to SWCNT and MWCNT which leads to offer lower delay and crosstalk. In addition,
also analyzed the delay by changing the bundle area, number of shells and metallic ratio of three interconnect structures with the insertion of obtained parasitics parameters at 22nm and 32nm technology nodes. It is proven that the mixed CNT (MCB) interconnect structures offered a lesser delay compared to other CNT interconnect structures.

REFERENCES

AUTHORS PROFILE
Ch. Praveen Kumar received the B.E. degree in Electronics and Communication Engineering from MYSR Engineering College, Hyderabad, India, in 2007, and the M.Tech. degree from Motilal Nehru National Institute of Technology, Allahabad, India, in 2009. He is currently working towards the Ph.D. degree from the OSMANIA University, Hyderabad, India. His current research interests include modeling of VLSI on-chip interconnects, and carbon-based nano interconnects.

E. Sreenivasa Rao received the Ph.D. degree from Jawaharlal Nehru Technology University, Hyderabad, India. He has more than 30 years of research and teaching experience and published several papers in reputed journals. His current research interests include Communications, Wireless Networks, Computer Networks, and VLSI.

P. Chandrasekhar received the Ph.D. degree from OSMANIA University, Hyderabad, India. He has more than 30 years of research and teaching experience and published several papers in reputed journals. His current research interests include development of high performance Computational Electro-magnetic and efficient FPGA based signal processing algorithms and Design Automation, and VLSI.