Fractional-Order PID Controlled Unified Power Quality Conditioner System with Enhanced Response

SK. Abdul Pasha, N. Prema Kumar

Abstract: Recently, ‘UPQC’ has been urbanized as a FACTS controller near weak buses and buses with non linear loads. ‘UPQC’ can improve receiving end voltage and provide time harmonics to the load. The UPFC and ‘UPQC’ systems are compared to find a better FACTS controller. The recommended closed loop ‘UPQC’ framework is to augment dynamic response of ‘UPQC’ system using FOPID controller. Simulink replicas are extended for PI &FOPID controlled ‘UPQC’ frameworks. The denouements of PI&FOPID based ‘UPQC’ frameworks designate that voltage retaliation of FOPID is predominant to the denouement of PI managed ‘UPQC’ system. The investigation denotes that FOPID ‘UPQC’ framework has diminished settling time & steady state error.

Index Terms: Active filters, Dynamic Voltage Restorer, ‘UPQC’, Total Harmonic Distortion, Wind Generator.

I. INTRODUCTION

It is the aspiration of the electric value to allocate its client with a pure sinusoidal voltage of rather a fixed enormity & frequency. The generator’s that create the electric power produce a very close estimate to a sinusoidal signal. The preparation, design & maneuver of industrial & commercial power systems need numerous analysis to help in the assessment of the initial and future system performance, framework trust worthy, well being and the aptitude to produce with production & working needs.

Occasionally perverted wave shapes will be examined to investigative the symphonic parts of the Wave frames. Sinking voltage & current waveforms to satisfactory levels have been an issue in control framework plan from the close to the starting days of substituting current. Still, there are loads & appliances on the framework, which contain nonlinear attributes & consequence in harmonic contents of both the voltage & current signals. As supplementary nonlinear loads are imported inside a resource, these wave shapes get more warped. In the latest power framework owing to the extended exploit of nonlinear loads, it has pledged to be essential to ascertain criteria for blocking PQ problems.

These effort origination drops in system efficiency, poor power factor, non-operative electronic devices and fall in to the equipment mean days time. The DC loads inject the frequency distortion current through the system network and then distorts the voltage waveform. This inaccurate voltage waveform damage other loads system. To get away from this trouble & to defend the weights from misrepresentation, the harmonic constituents of the voltage & current ought to be reimbursed. As a outcome of inactive filters, the issue can be diminished but these have numerous annoyances for instance fixed compensation, more size, resonance problems.

To rise exceeding difficulty, the SAF were utilized with inactive filters [*1] [*2], however this technique does not diminish the potential harmonics. So as to handle voltage & current harmonic effects at once, one of the classiest device i.e., Unified Power Quality Conditioner (‘UPQC’) has been established [*2] [*3]. In section3, a two bus system deprived of ‘UPQC’ and with ‘UPQC’ is exhibited & fabricated and also relative analysis of simulation results is presented.

A. Problem Formulation

The exceeding writing doesn’t covenant with comparison of UPFC and ‘UPQC’. Closed loop control of ‘UPQC’ using FOPID controller is not reported in the literature. This work has proposed FOPID for the power quality improvement. It is required to improve the dynamic response of ‘UPQC’ based TBS using FOPID controller.

\[
P = \frac{V_D}{X} \sin \delta \quad (1.1)
\]

\[
Q = \frac{V_D}{X} (V_2 \cos \delta - V_1) \quad (1.2)
\]

II. ‘UPQC’ CONFIGURATION

‘UPQC’ framework must be organized in arrangement and shunt association of the shunt dynamic power channels allocating a typical DC connect. The 2dynamic power channels have more capacities. Arrangement capacitor is worked at a illicit voltage source to contain separate voltage harmonics; similar case shunt capacitor goes about to a controlled current harmonic. This paper introduces a flat out appraisal of UPQC’. The Basic model of UPQC’ is introduced in figure 1.
It reveals the essential arrangement of basic ‘UPQC’ which has 2 voltage source inverters: one works as an arrangement APF and second one works as shunt APF, which is coupled consecutive through dc interface capacitor. The arrangement APF that is connected to the source and purpose of association utilizing three single stage arrangement transformers have the ability of repaying the voltage THD, voltage flicker & humanizing voltage guideline[4]. A little pace aptitude capacitor filter is united diagonally to the derivative of each series transformers to abolish the elevated switching ripple contented in the series APF infused voltage[5]. The shunt APF has the ability to stifle the present THD, remunerating responsive power, off putting arrangement present and control of the DC interface voltage among APF’s equally[4]. The SAPF is associated during a little evaluated limit inductive channel in characterize to expel the high exchanging swell enlivened the experience of the shunt APF infused current. Synchronize control approach for ‘UPQC’ in 3stage; 4wire frame work was given by Yong [5]. Improving Electric PQ utilizing ‘UPQC’ was given by Khadkikar [6] [8].

III. SYSTEM CONFIGURATION

A. Block Diagram

![Block Diagram of UPFC System](Image)

Schematic representation of UPFC system is delineated in Fig.2. A large battery is used to charge the capacitor of the STATCOM. The UPFC is a merge of STATCOM&SSSC. The STATCOM will deliver component of reactive power obliged by line & load.

![Block Diagram of UPQC System](Image)

The schematic presentation of ‘UPQC’ system block model is delineated in Fig.3. The Active Filter at the sending end supplies harmonics required by the nonlinear load. DVR injects voltage to improve the receiving end voltage.

B. Analysis of ‘UPQC’ System

Procuring the values of \( V_i \), \( I_i \) & frequency of MOSFET provides the design. Based on obligatory capacitor voltage, the duty ratio is estimated utilizing the equation

\[
\eta = \frac{V_i}{V_{dc}} (2.1)
\]

Effectiveness of the converter to calculate the output current is

\[
\eta = \frac{\Delta I}{\Delta V} \quad (2.2)
\]

The values of L & C are calculated by assuming ΔI & ΔV are

\[
\Delta V = \frac{V_i}{C} \quad (2.3)
\]

\[
\Delta I = \frac{\eta V_i}{L} \quad (2.4)
\]

Voltage to be infused is identical to IZ. The AF is intended to provide 5th harmonic. The value of C\(_5\) is assumed and L\(_5\) is calculated with formula

\[
\frac{L_5}{C_5} = \frac{t}{2\pi(L_5C_5)^{1/2}} \quad (2.5)
\]

Pulse width for switches of DVR inverter is \( \frac{t}{2} \). Pulse width for switches of AF inverter is \( \frac{t}{2} \). The overhead information does not convenient with power quality enhancement in Wind generation based two bus system utilizing ‘UPQC’. This effort recommends ‘UPQC’ for the PQ enhancement in the multi bus system. The exceeding writing don’t compare the response of PI & FO-PID controlled ‘UPQC’ systems. This work recommends FO-PID for the control of ‘UPQC’ system.

IV. SIMULATION RESULTS

Simulink setup of 2bus system with UPFC™ is delineated in Fig.4. The comparison of TBS with Unified Power Flow Conditioner and ‘Unified Power Quality Conditioner’ for identical load & identical sending end voltage is given in Table 1. The comparison of UPFC and ‘UPQC’ simulation outcomes designate that the receiving end voltage, true power and imaginary powers are elevated with ‘UPQC’. Real power increases from 1.31 to 1.72MW. Reactive power increases from 0.8 to 0.95MVAR. Voltage and current THD contents are diminished using ‘UPQC’. Voltage THD content is diminished from 8.8% to 3.6% using ‘UPQC’. Current THD content is diminished from 7.8% to 2.6% using ‘UPQC’.

![Simulink setup for 2bus system with UPFC](Image)

Table1: Comparative study of V, P, Q & THD with UPFC & ‘UPQC’

<table>
<thead>
<tr>
<th>PQ devices</th>
<th>V(volt)</th>
<th>P (MW)</th>
<th>Q(MVAR)</th>
<th>V-THD</th>
<th>I-THD</th>
</tr>
</thead>
<tbody>
<tr>
<td>UPFC</td>
<td>8200V</td>
<td>1.315</td>
<td>0.803</td>
<td>8.86%</td>
<td>7.83%</td>
</tr>
<tr>
<td>UPQC</td>
<td>9920V</td>
<td>1.721</td>
<td>0.957</td>
<td>3.63%</td>
<td>2.76%</td>
</tr>
</tbody>
</table>

A. Closed loop ‘UPQC’ system with PI-controller:
Block diagram model of PI controlled ‘UPQC’ is given in Fig5. The receiving end voltage is related with a reference voltage. The flaw is pragmatic to the comparator across a PI controller. The yield of comparator updates the pulse width useful to ‘UPQC’. The transfer function of PI is as follows:

According to Ziegler Nicholas Method,

\[ T(S) = K_p \frac{K_i}{s} \]

Delay time (L) = 0.1

Rise time (T) = 0.2

The values of \( K_p \) and \( K_i \) are designed as follows: 

\[ K_p = \frac{T}{L} \]

\[ K_i = 1.6L = 1.6 \times 0.1 = 0.16 \]

The circuit layout of the closed-loop UPQC with PI controller is delineated in Fig6. The Receiving end peak voltage of PI controlled ‘UPQC’ system is delineated in Fig7 &its value is 1*10^4 V. The RMS output voltage of PI controlled ‘UPQC’ system is delineated in Fig8 &its value is 6700 V. The reduction in voltage is scrutinized as a outcome of the addition of extra load. The increase in voltage is due to injection of voltage by ‘UPQC’. The Real power of PI controlled ‘UPQC’ system is delineated in Fig9 and its value is 4*10^5 MW. The reactive power of PI controlled ‘UPQC’ system is delineated in Fig10 and its value is 6*10^4 MVAR. The increase in reactive power is due to the injection of voltage.

B. Closed-loop UPQC system with FO-PID controller

The drawback of PI is appropriate for linear frameworks &it has sluggish dynamic response. Hence, FOPID may be substituted with PI. The transfer function of FOPID is as follows:

\[ T(S) = K_p + \frac{K_i}{s^m} + \frac{K_d}{s} \]
The values of $K_p$ & $K_i$ are intended as follows:

$$K_p = \frac{T}{L}$$

Delay time ($L$) = 0.1

Rise time ($T$) = 0.2

$K_i = 1.6$ $L = 1.6 \times 0.1 = 0.16$

$K_d = 0.6$ $L = 0.6 \times 0.1 = 0.06$

Circuit diagram of FO-PID controlled ‘UPQC’ is given in Fig.11. The receiving end voltage is related with a reference voltage. The flaw is pragmatic to the comparator across a FO-PID controller. The block-diagram model of the closed loop UPQC with FOPID-controller is delineated in Fig.12. The receiving end voltage of FOPID controlled ‘UPQC’ system is delineated in Fig.13 and its value is $1 \times 10^4$V. The RMS receiving end voltage of FOPID controlled ‘UPQC’ system is delineated in Fig.14 and its value is 6700V. The reduction in voltage is due to the addition of extra load. The increase in voltage is due to injection of voltage by ‘UPQC’. The Real Power of FO-PID controlled ‘UPQC’ system is delineated in Fig.15 and its value is $4 \times 10^5$MW. The reactive power of FO-PID controlled ‘UPQC’ system is delineated in Fig.16 and its value is $4.5 \times 10^4$MVAR.

![Fig.12.Block diagram of FO-PID controlled ‘UPQC’ system](image)

![Fig.13.Receiving end voltage of FOPID controlled ‘UPQC’ system](image)

![Fig.14.RMS receiving end voltage of FOPID controlled ‘UPQC’ system](image)

![Fig.15.Real power of FOPID controlled ‘UPQC’ system](image)

![Fig.16.Reactive power of FOPID controlled ‘UPQC’ system](image)

![Fig.17.Comparison of time responses for PI &FOPID systems](image)

**Table 2: Comparison of Time domain parameters of UPQC with PI&FOPID controllers**

<table>
<thead>
<tr>
<th>Type of Controller</th>
<th>Rise time(s)</th>
<th>Peak time(s)</th>
<th>Settling time(s)</th>
<th>Steady state error (V)</th>
</tr>
</thead>
<tbody>
<tr>
<td>PI</td>
<td>0.23</td>
<td>0.25</td>
<td>0.30</td>
<td>5.8</td>
</tr>
<tr>
<td>FO PID</td>
<td>0.21</td>
<td>0.23</td>
<td>0.24</td>
<td>2.6</td>
</tr>
</tbody>
</table>

The correlation of Time domain parameters is given in Table 2. By using FOPID controller, the peak time is diminished from 0.23sec to 0.21sec; Rise time is diminished from 0.23sec to 0.21sec; settling time is diminished from 0.30 sec to 0.24 sec; steady state error is diminished from 5.8V to 2.6V. Comparison of time responses for PI &FOPID” is given in Fig.17.

**V. CONCLUSION**

The ‘UPQC’ system is successfully designed modeled, by utilizing MATLAB SIMULINK. ‘UPQC has improved...
receiving end voltage and provided time harmonics to the load. The UPQC systems in closed loop with PI &FO-PID controllers are simulated and the outcomes are given. The steady state error in receiving end voltage is diminished from 4.53V to 1.78V. Therefore, FOPID controller based ‘UPQC’ system may be a feasible substitute to the existing ‘UPQC’ system. The diminution in steady state error is elevated in terms of FO-PID controlled system.

The settling time is diminished from 0.35Sec to 0.33Sec. The benefits of the recommended system are diminution in steady state error &settling time. The negative aspect of ‘proposed ‘UPQC’ system’ is it needs two inverters.

REFERENCES


AUTHORS PROFILE

Shaik.Abdul Pasha, received the BTech. Degree in Electrical&Electronics Engineering from AEC(affiliated to J.N.T.U.H),India, in 2008,M.Tech.degree in Power Electronics from SBIT,India in 2012 and currently he is working as Assistant professor in AEC,Kodad & pursuing the Ph.D. from AU,Vishakhapatnam. He is interested in the areas of power quality & power electronics.

Prof.N.Prema Kumar, obtained the B.Tech degree in Electrical & Electronics Engineering from Nagarjuna University, AndhraPradesh, India in 1998.MTech.degree in Power Systems from REC Tiruchirapalli, India, in 2000, Ph.D. from JNTUH, India in 2008.He is expertise in Power Systems, Automation, Distribution Generation and Drives. Currently he is working as professor in AUCE, Vishakhapatnam.