

# Simulation and Performance Evaluation of InGaP/InGaAs/GaAs Dual Channel HEMT



Limali Sahoo, Subhaluxmi Sahoo, Satyaprakash Narayan Das

**Abstract:** An InGaP/InGaAs/GaAs dual channel High Electron Mobility transistor (HEMT) with three  $\delta$  doped layers with different doping densities is modeled and simulated in this paper by using two dimensional ATLAS simulation package from Silvaco software. Different DC performances (Drain characteristic and Transfer characteristics) at various voltage levels are analyzed and results are compared by taking the gate length of 500nm and 800nm at two different temperature levels (250k and 300k) to determine the efficiency of the device for high speed digital device applications. The paper describes the effect of parasitic access resistance on device gate length and effect of mobility by varying temperature. High drain current drivability, large carrier densities and better saturation characteristics are realized because of the inclusion of InGaAs channel instead of GaAs DC structure and schottky behavior of InGaP layer. The studied double channel HEMT with proper dimensions and accurate doping profile makes it a promising device for high performance electronics device applications.

**Keywords:** Atlas, delta doped sheets, InGaP, schottky.

## I. INTRODUCTION

With the fast progress in fabrication technologies, many devices made from compound semiconductor materials such as field effect transistors (FETs), hetero junction field effect transistors (HBTs), many switching devices and HEMTs have been suggested [1]-[5]. The speed of the devices made from compound semiconductor materials extensively increases due to high mobility of carrier. Hence these devices can exhibit higher frequencies of operation. However the device performance can be increased further by increasing average velocity of electrons, which is achieved by scaling down the gate length. Unfortunately, the presence of parallel conductance in wide-band gap dopant layers, directs to abrupt peak in transconductance, which restricts the device performance and current driving capability. Therefore, to prevail the drawbacks of conventional HEMTs, dual channel HEMT has been suggested [6]-[9].

Revised Manuscript Received on October 30, 2019.

\* Correspondence Author

**Limali Sahoo**, ECE Dept., SOA (Deemed to be) University, Odisha, India. Email: limali25.sahoo@gmail.com

**Subhaluxmi Sahoo\***, ECE Dept., SOA (Deemed to be) University, Odisha, India. Email: subhaluxmi.sahoo@gmail.com

**Satyaprakash Narayan Das**, ECE Dept., SOA (Deemed to be) University, Odisha, India. Email: satyiter174@gmail.com

© The Authors. Published by Blue Eyes Intelligence Engineering and Sciences Publication (BEIESP). This is an open access article under the CC BY-NC-ND license (<http://creativecommons.org/licenses/by-nc-nd/4.0/>)

InGaP, InGaAs and its analogous materials have excellent properties that build them as promising candidate for high speed, low noise and low power applications. InGaAs is a noble choice for channel layer because of its small band gap and low effective mass. As a result high mobility and peak velocity can be achieved [10]-[11]. This paper emphasizes on the study of InGaP/InGaAs/GaAs dual channel HEMT with three  $\delta$ -doped layers by taking gate length of 500nm and 800nm at temperature 250k and 300k. This paper comprises of three sections. Section II deals with model description followed by results and description in section III. Conclusion is described in section IV.

## II. MODEL DETAIL AND THEORETICAL CONSIDERATIONS

The structural representation of InGaP/InGaAs/GaAs dual channel HEMT is shown in fig 1. The model of the device is established on a 4000Å semi insulating (S.I) GaAs substrate, 450 Å un-doped In<sub>0.49</sub>Ga<sub>0.51</sub>P buffer layer, 20 Å  $\delta$  doped sheet 3 with doping density  $\delta_3(n^+)$  of  $1 \times 10^{12} \text{ cm}^{-2}$ , 50 Å un-doped In<sub>0.49</sub>Ga<sub>0.51</sub>P spacer layer, 100 Å un-doped In<sub>0.2</sub>Ga<sub>0.8</sub>As channel layer, 40 Å un-doped GaAs spacer layer, 20 Å  $\delta$  doped sheet 2 with doping density  $\delta_2(n^+)$  of  $2 \times 10^{12} \text{ cm}^{-2}$ , 40 Å un-doped GaAs spacer layer, 100 Å un-doped In<sub>0.2</sub>Ga<sub>0.8</sub>As channel layer, 50 Å In<sub>0.49</sub>Ga<sub>0.51</sub>P un-doped spacer layer, 20 Å  $\delta$  doped sheet 1 with doping density  $\delta_1(n^+)$  of  $5 \times 10^{12} \text{ cm}^{-2}$ , 160 Å un-doped In<sub>0.49</sub>Ga<sub>0.51</sub>P Schottky layer and 300 Å GaAs cap layer with doping density  $n^+$  of  $3 \times 10^{18} \text{ cm}^{-3}$ .




Fig 1. Schematic cross-section of InGaP/InGaAs/GaAs HEMT



The three delta doping layers as carrier supplier are included into the structure to provide even distribution of carrier throughout the channel layer and hence outputs in high current densities [12].


GaAs cap layer is used to minimize the contact resistance of the drain and source contacts, so that the device can be protected from oxidation. Spacer layer is present to reduce scattering effect and hence improving the electron mobility. InGaP schottky layer is used to provide schottky contact between semiconductor material and gate metal to have low leakage current and better carrier imprisonment. Some physical parameters employed throughout the simulation process are given below in a tabular form.

**Table 1. Physical parameters for simulation**

Parameter	Symbol	Value	Reference
In <sub>0.49</sub> Ga <sub>0.51</sub> P energy gap(ev)	E <sub>g</sub>	1.92	[13]
In <sub>0.2</sub> Ga <sub>0.8</sub> As energy gap(ev)	E <sub>g</sub>	0.75	[13]
GaAs energy gap(ev)	E <sub>g</sub>	1.42	[14]
Saturation velocity (cm/s) In <sub>0.49</sub> Ga <sub>0.51</sub> P	γ	1.0×10 <sup>6</sup>	[15]
Saturation velocity(cm/s) In <sub>0.2</sub> Ga <sub>0.8</sub> As	γ	7.7×10 <sup>6</sup>	[16]
Saturation velocity(cm/s) GaAs	γ	7.7×10 <sup>6</sup>	[16]
Low field mobility GaAs(cm <sup>2</sup> /Vs)	μ	1000	[16]
Low fieldmobility InGaAs(cm <sup>2</sup> /Vs)	μ	6000	[16]


**III. RESULTS AND ANALYSIS**

To observe the different device performances, different characteristics are obtained. The energy band diagram showing valence band and conduction band is shown in fig 2. The band gap energy is found to be 1.9 eV for InGaP, 1.1 eV for InGaAs and 1.4 eV for GaAs which is same as theoretical value.




**Fig 2. Energy Band diagram of dual channel HEMT**


Fig 3 and fig 4 reveal drain characteristics which is drain current versus drain source voltage ( $I_D$  vs  $V_{DS}$ ) at 500nm and 800nm gate length of InGaP/InGaAs/GaAs dual channel HEMT at 250k and 300k respectively. From fig 3, it is observed that, maximum drain saturation current  $I_D$  at fixed gate source voltage  $V_{GS}$  of 1v is 470 mA/mm and 390 mA/mm for gate length of 500nm and 800nm respectively at temperature of 250k. The maximum drain current  $I_D$  at constant  $V_{GS}$  of 1v is 360 mA/mm and 297 mA/mm for gate length of 500nm and 800nm respectively at temperature of 300k as shown in fig 4. It is observed that when gate length is reduced, parasitic access resistances are also reduced, as a result performance becomes better.



**Fig 3. Drain characteristics of dual channel HEMT at 250k**




**Fig 4. Drain characteristics of dual channel HEMT at 300k**



**Fig 6. Transfer Characteristics of dual channel HEMT at 300k**

Fig 5 and fig 6 shows the response between drain current and gate source voltage ( $I_D$  vs  $V_{GS}$ ) for 500nm and 800nm gate length at 250k and 300k respectively. At temperature 250k, the maximum drain currents obtained are about 693 mA/mm and 597 mA/mm at  $V_{DS}$  3v for gate length of 500nm and 800nm respectively as presented in fig 5. Fig 6 conveys, at temperature 300k, drain currents are about 627 mA/mm and 542 mA/mm at  $V_{DS}$  3v for gate length of 500nm and 800nm respectively.



**Fig 5. Transfer Characteristics of dual channel HEMT at 250k**

There-fore it is observed that, due to the increase in temperature, mobility gradually degrades, which affects the device performance.

#### IV. CONCLUSION

The DC characteristics of InGaP/InGaAs/GaAs dual channel HEMT were investigated by taking gate length of 500nm and 800nm at two different temperature levels and results are compared. Simulations are done by using ATLAS simulator from silvaco. It is observed that, when gate length is reduced, device current is enhanced because of reduction in parasitic access resistances. It is also found that when temperature is increased, corresponding mobility of the device degrades. Thus the simulated device is a promising one for high voltage and high power applications.

#### REFERENCES

1. Nguyen, Chanh, and Miroslav Micovic. "The state-of-the-art of GaAs and InP power devices and amplifiers." *IEEE Transactions on Electron Devices* 48.3 (2001): 472-478..
2. Chiu, H. C., et al. "High performance self-aligned inversion-channel MOSFETs with In 0.53 Ga 0.47 As channel and ALD-AI 2 O 3 gate dielectric." *2009 Device Research Conference*. IEEE, 2009.
3. Tomizawa, M. A. S. A. K. I., et al. "Modeling for electron transport in AlGaAs/GaAs/AlGaAs double-heterojunction structures." *IEEE Transactions on Electron Devices* 36.11 (1989): 2380-2385.
4. [4] Shieh, H. M., Wei-Chou Hsu, and C. L. Wu. "Improved GaAs/In0.25Ga0.75As/GaAs pseudomorphic heterostructure by growing double  $\delta$ -doping GaAs layers on both sides of the channel." *Solid-state electronics* 36.9 (1993): 1235-1237.
5. ChauLiu, Wen. "High-performance InGaP/InGaAs/GaAs step-compositioned doped-channel field-effect transistor (SCDFET)." *Electronics Letters* 33.1 (1997): 98-99.
6. Sheng, N. H., et al. "Multiple-channel GaAs/AlGaAs high electron mobility transistors." *IEEE Electron device letters* 6.6 (1985): 307-310.

7. Enoki, T., et al. "Design and characteristics of InGaAs/InP composite-channel HFET's." *IEEE Transactions on Electron Devices* 42.8 (1995): 1413-1418.
8. Chuang, Hung-Ming, et al. "Investigation of a new InGaP-InGaAs pseudomorphic double doped-channel heterostructure field-effect transistor (PDDCHFET)." *IEEE Transactions on Electron Devices* 50.8 (2003): 1717-1723.
9. Lee, C. S., et al. "Semiconductor Devices, Materials, and Processing-Comparative Studies on Double d-Doped Al<sub>0.7</sub>As/In<sub>x</sub>Ga<sub>1-x</sub>As/GaAs Symmetrically Graded Doped-Channel Field-Effect Transistors." *Journal of the Electrochemical Society* 154.5 (2007): H374.
10. Jeon, Young-Jin, et al. "DC and RF performance of LP-MOCVD grown Al<sub>0.25</sub>Ga<sub>0.75</sub>As/In<sub>x</sub>Ga<sub>1-x</sub>As (x=0.15-0.28) P-HEMT's with Si-delta doped GaAs layer." *IEEE Electron Device Letters* 16.12 (1995): 563-565.
11. Lien, Chenhsin, et al. "Charge control model of the double delta-doped quantum-well field-effect transistor." *IEEE Transactions on Electron Devices* 41.8 (1994): 1351-1356.
12. Chu, Kuei-Yi, et al. "Comprehensive study of InGaP/InGaAs/GaAs dual channel pseudomorphic high electron mobility transistors." *Solid-State Electronics* 72 (2012): 22-28.
13. Liu, Wen-Chau, et al. "Temperature-dependence investigation of a high-performance inverted delta-doped V-shaped GaInP/In<sub>x</sub>Ga<sub>1-x</sub>As pseudomorphic high electron mobility transistor." *IEEE Transactions on Electron Devices* 48.7 (2001): 1290-1296.
14. Liu W. Handbook of III-V heterojunction bipolar transistors. New York: Wiley; 1998.
15. Lin, Kun-Wei, et al. "Characteristics and comparison of In<sub>0.49</sub>Ga<sub>0.51</sub>P/InGaAs single and double delta-doped pseudomorphic high electron mobility transistors." *Solid-State Electronics* 45.2 (2001): 309-314.
16. Brech, Helmut, Thomas Grave, and Siegfried Selberherr. "Development of global calibration for accurate GaAs-PHEMT simulation." *IEEE Transactions on Electron Devices* 47.10 (2000): 1957-1964..

## AUTHORS PROFILE



**Limali Sahoo** obtained her Master of Technology in the field of VLSI & Embedded System from Siksha 'O' Anusandhan Deemed to be University, Bhubaneswar, Odisha in the year of 2013 and now continuing her Ph.D. She has more than 10 years of teaching experience. She is currently working as Asst. Prof. in the Branch of

Electronics and Communication Engineering in Institute of Technical Education and Research which is under Siksha 'O' Anusandhan Deemed to be University. She is a member of IEEE. Her research interest includes modeling of homo/hetero structure semiconductor devices to operate at high frequency, VLSI circuits.



**Subhaluxmi Sahoo** obtained her Master of Technology in the field of VLSI & Embedded System from Siksha 'O' Anusandhan Deemed to be University, Bhubaneswar, Odisha in the year of 2011 and now continuing her Ph.D. She is a member of IEEE. She is currently working as Asst. Prof. in the Branch of Electronics and

Communication Engineering in Institute of Technical Education and Research which is under Siksha 'O' Anusandhan Deemed to be University.



**Dr. Satyaprakash Narayan Das** obtained his PhD degree in the field of Electronic Devices and Sensor Applications from Siksha 'O' Anusandhan Deemed to be University, Bhubaneswar, Odisha, India in the year of 2018. He has more than 8 years of teaching and research experience. He is currently working as Assistant Professor

in the branch of Electronics and Communication Engineering, Institute of Technical Education and Research, Siksha 'O' Anusandhan Deemed to be University. His research interest includes Microelectronics & Semiconductor Devices, Piezoelectric Devices, Sensors, Transducers, Nano-material Engineering, Wireless Charging.