

# Modeling of PV Array For DC-DC Flyback Converter with Asymmetrical Output Voltage

J. Gowrishankar, E. Kaliappan, D. Fathema Farzana, G. V. Chidambarathanu, K. Pushpa Karthick



**Abstract:** This paper manages the modeling of PV(Photovoltaic) array for Flyback converter (FBC) with Asymmetrical voltage. The Solar PV system is fed with Flyback converter on transformer in primary side. The MOSFET switch is controlled by using Maximum power tracing system with the switching frequency of 65KHz. The Petrub and Observe algorithm is utilized in the system for controlling the switch in the converter. The Output of Flyback converter with four different asymmetrical output voltage. The input FBC is 24V and output FBC is 6.3 V<sub>dc</sub>, 12.6 V<sub>dc</sub>, 26.2 V<sub>dc</sub> and 52.4 V<sub>dc</sub> respectively. The output capacitor is used for filter the pure DC output voltage of this system. The asymmetrical output voltage is used for Asymmetrical multilevel inverter. The system is design in MATLAB and overall system is implemented in real time system suing ARDUINO Controller, MOSFET driver circuit and ferrate core transformer.

**Keywords:** Flyback Converter, ARDUINO

## I. INTRODUCTION


The Flyback DC-DC Converter is utilized very often for the maximum Switch Mode Power Supplies (SMPS) circuit for the least output power utilization,. The resultant power of the FBC type SMPS circuits might fluctuate from limited watts to an under 100 watts. The topology of FBC is significantly modest when compared to other SMPS circuits. In general, the input to the circuit is irregular and DC voltage gained by correcting the AC voltage efficiency is tracked by a modest filter capacitor. The circuit has the ability to provide single or multiple separated output voltages and to function in the above extensive period of input voltage fluctuation. In connection with energy-efficiency, fly-back power delivers are low to most of the SMPS circuits. However, its modest topology and less expensive brands, it is widespread in low output power range.

In general, FBC needs a single controllable switch like, MOSFET. The common switching occurrence is in the period of 100 kHz. A dual switch topology presents the provision of much energy efficiency and low voltage pressure through the switches. However, its cost is higher with marginal rise and difficulty in the circuit. The moral is restricted to the learning of FBC circuit of single switch topology [1]

## II. FLYBACK CONVERTER

### A. Fly-Back Converter Basic Topology

A modest topology of FB circuit is presented in Fig.1. An unfettered DC voltage possibly is given as input to the circuit, which results from the AC supply function. The refined and filtered input is fed into the circuit. Usually, the flow in DC voltage wave-form has a lower frequency. The complete flow voltage waveform reiterates to twice the AC mains frequency. The input voltage, despite being unfettered, a constant magnitude can be taken into account for slightly advanced frequency cycle, as the SMPS circuit is functioning at considerably advanced frequency (in the range of 100 kHz).In order to sustain with the required output voltage, a high-speed switching device (S), like a MOSFET is utilized with the high-speed active control throughout the switch duty ratio.



**Fig 1: Fly Back Converter**

As shown in a Fig. 1, the transformer is utilized for voltage fluctuations and also for improved coordination between input and output voltages and the desired current needs. Secondary windings (SW) and Primary windings (PW) of the transformer are curled to devise best coupling connected by practically identical magnetic fluctuations. In the following area that the SW AND PW of the Fly-Back Transformer (FBT) are shown as no transmitting the current concurrently. This FBT functions from a standard transformer.

Manuscript published on 30 September 2019.

\* Correspondence Author (s)

**J. Gowrishankar**, department of EEE, Easwari Engineering College (Autonomous), Chennai, Tamil nadu, India. (Email: jananishankar18@gmail.com)

**E. Kaliappan**, department of EEE, Easwari Engineering College (Autonomous), Chennai, Tamilnadu, India.

**D. FathemaFarzana**, department of EEE, Easwari Engineering College (Autonomous), Chennai, Tamil nadu India. (Email: farzana.reeha@gmail.com)

**G.V. Chidambarathanu**, department of EEE, Easwari Engineering College (Autonomous), Chennai, Tamil Nadu, India. (Email: g.v.chidambarathanu@gmail.com)

**K.PushpaKarthick**, department of EEE, Easwari Engineering College (Autonomous), Chennai, Tamil Nadu, India.

© The Authors. Published by Blue Eyes Intelligence Engineering and Sciences Publication (BEIESP). This is an [open access](https://creativecommons.org/licenses/by-nc-nd/4.0/) article under the CC-BY-NC-ND license <http://creativecommons.org/licenses/by-nc-nd/4.0/>

Primary and secondary windings show that the unique windings accomplish concurrently in a way that the ampere goes off primary winding as almost is stabilized by the conflicting ampere-goes off the secondary winding in a standard trans-former which is with fewer loads. A minimal change in ampere-turns is needed for the creation of fluctuations in the non-standard principle. As the accomplishment of SW AND PW of the FBT is never concurrent, both are similar in a way two magnetically coupled inductors. Based on this reference, its appropriate to name the FBT as a inductor-transformer. The magnetic circuit design of a FBT is prepared in the same way for an inductor. The study focuses on the design of inductor-transformer. The resultant part of the FBT that contains refined voltage and categorized, is standardized while comparing with the rest of SMPS circuits. [2]. As referred in the circuit Fig. 1, the voltage of secondary winding is refined and categorized, just by employing diode and a capacitor. SMPS output voltage is the voltage through the filter capacitor.[3]




Fig 2: Fly back converter-based MPPT for solar PV system

III. FLYBACK TRANSFORMER DESIGN

- DC input voltage from solar panel,  $V_{in} = 48$  volt
- Expected transformer output voltages,  $V_{out} = 6V, 12V, 24V$  and  $48V$
- Calculation turns ratio in transformer is

$$N = \frac{V_{in}}{V_{out}} = \frac{N_{pri}}{N_{sec}} \tag{3}$$

Where,  $N_{sc}$  - number of secondary turns and  $N_{pri}$  - number of primary turns

The recipe for figuring the quantity of required primary turns is:

$$N_{pri} = \frac{(V_{in(normal)} * 10^8)}{(4 * f * B_{max} * A_c)} \tag{4}$$

For figuring the required number of primary turns utilizing the recipe, the parameters or factors that should be considered are:

- $V_{in(nom)}$  Input Voltage Nominal. Well take this as  $48V$ . So,  $V_{in(nom)} = 48V$ .

- $f_{sw}$  The operating switching frequency in Hertz.  $f_{sw} = 65000$  Hz, considering the suitable frequency.
- $B_{max}$  Maximum flux density in Gauss. If the use of Tesla or milli Tesla (T or mT) for transition thickness, is the training  $1T = 104Gauss$ .  $B_{max}$  genuine relies upon the plan and the transformer centers utilized. In the investigate plans,  $B_{max}$  is taken to be in the range  $1300G$  to  $2000G$ .
- This will be adequate for most transformer centers. In this illustration, immersion in might be made with  $1500G$ . So  $B_{max} = 1500$ . A high  $B_{max}$  will cause the transformer. Too low a  $B_{max}$  will mean underutilizing of the center.
- $A_c$  Powerful Cross-Sectional Area in  $cm^2$ . This data from the datasheets of the ferrite centers. Air conditioning is alluded to as  $A_e$  can be acquired. For ETD39, the viable cross-sectional territory given in the data sheet the compelling cross sectional zone ( in the determination sheet, alluded to as  $A_e$  yet as said before it is same as  $A_c$ ) given as  $125mm^2$  are equivalent to  $1.25cm^2$ . In this way  $A_c = 1.25$  for ETD39.[14]

The  $N_{pri}$  is required parameter for calculation of all values,  $N_{pri}$  is the number of required primary turns obtained.

- $V_{in(normal)} = 48V$
- $f = 65KHz$
- $B_{max} = 1500$
- $A_c = 1.25cm^2$

$$N_{pri} = \frac{(48 * 10^8)}{(4 * 65000 * 1500 * 1.25)} \tag{5}$$

$$N_{pri} = 10.6667 \tag{6}$$

Number of windings is not selected as fractional. So take  $N_{pri} = 11$  turns  $\tag{7}$

So, the selected number of primary turns is  $N_{pri} = 11 + 11$  turns  $\tag{8}$

Due to construction difficulties, even number of turns only selected. So

$$N_{pri} = 12 + 12 = 24$$
 turns  $\tag{9}$

Secondary side turns Calculation:

$$\text{Turns ratio} = \frac{\text{Secondary side turns}}{\text{Primary side turns}}$$

$$\text{Secondary side turns} = \text{Turns ratio} * \text{Primary side turns} \tag{10}$$

Turns ratio for 6V is  $\text{Turns ratio} (K_1) = 6/48 = 0.125$   $\tag{11}$

Turns ratio for 12V i  $\text{Turns ratio} (K_1) = 12/48 = 0.25$   $\tag{12}$

Turns ratio for 24V is  $\text{Turns ratio} (K_1) = 24/48 = 0.5$   $\tag{13}$

Turns ratio for 45V is  $\text{Turns ratio} (K_1) = 48/48 = 1$   $\tag{14}$

Number of secondary side turns is  $N_1 = 0.125 * 24 = 3$  Turns  $\tag{15}$

$N_2 = 0.25 * 24 = 6$  Turns  $\tag{16}$

$N_1 = 0.5 * 24 = 12$  Turns  $\tag{17}$

$N_1 = 1 * 24 = 24$  Turns  $\tag{18}$


- Primary voltage DC: 48V,2A
- Number of primary turns: 24

**Table.1 Ferrite core transformer- No of secondary turns and Secondary voltage**

Secondary Voltage	6V,500mA	12V,500mA	24V,500mA	48V,500mA
secondary side (No. of turns)	3	6	12	24

**VI DC-DC CONVERTER DIODE AND CAPACITOR VALUE**

- Diode bridge rectifier: W10
- Capacitor for 1st output of transformer: 100f,16V
- Capacitor for 2nd output of transformer: 47f,63V
- Capacitor for 3rd output of transformer: 47f,63V
- Capacitor for 4th output of transformer: 100f,160V



**Fig 3; Transformer Input and output Voltage**

**VIII. SPECIFICATION OF DC-DC FLYBACK CONVERTER& RESULTS**


The MATLAB software is being used to implement input and output voltage and current waveforms in existing multilevel inverter circuits. In this operating mode we are targeting for a significant perfection by evolving 31 levels of output voltages.[11]

**Table 2 DCDC Flyback Converter Parameters Details**

S.no	Parameters	Value
1.	Input Voltage ( $V_{dc1}$ )	48V
2.	Output Voltage ( $V_{dc2}$ )	6.6 V
3.	Output Voltage ( $V_{dc3}$ )	13.2 V
4.	Output Voltage ( $V_{dc4}$ )	26.4 V
5.	Output Voltage ( $V_{dc5}$ )	52.8 V
6.	Switching Frequency ( $f_{sw}$ )	65 KHz

Above given values are the outputs from the converter of the input given to the multilevel inverter.

**VII. HARDWARE IMPLEMENTATION OF ASYMMETRICAL OUTPUT VOLTAGE WITH PV SYSTEM**



**Fig 4 Hardware circuit for Flyback Converter**

The above Fig.4 shows the circuit of Hardware circuit for flyback converter. The FBC which is regularly utilized keep up steady DC voltage for load., Here flyback converter is used for regulating DC voltage and generate 4-different kinds of DC voltage as output. The flyback transformer with multi-tapping is shown in Fig. 7 These four different voltages of ratio 1:2:4:8 is used as supply voltage of inverter. The switch present in flyback converter is MOSFET-IRF840 and gate pulse for this switch is generated by ATMEGA328. The switching frequency of this switch is 65KHZ.Fig. 8 shows the supply voltage for a flyback converter. The 48V<sub>dc</sub> supply is obtained from solar PV, which is given to the input for FBC.[10]



**Fig 5 Output Voltage for Solar System**

Fig 6 shows the Gate pulse for DC-DC flyback converter (65KHZ).




Fig6: Switching frequency for DC-DC flyback converter



Fig 7; V<sub>dc1</sub> and V<sub>dc2</sub> tapping Output voltage from fly back transformer



Fig 8 V<sub>dc3</sub> and V<sub>dc4</sub> tapping Output voltage from fly back transformer

IX. CONCLUSION

This paper is deals with single input and four asymmetrical output FBC. The input FBC voltage of the converter is 48V, the switching frequency of the FBC is 65Khz, the Maximum Flux density ( $B_{max}$ )=1500 and Area of the core( $A_c$ ) = 1.25 cm<sup>2</sup>. The Number of primary turns is 24 turns , on the secondary side of the converters the number of turns are 3,6,12 and 24.The overall system is analyzed in real time system by using ATMEGA 2560 controller. The output PWM signal of controller is 3.3 V. To boost the voltage from 3.3v to 12 V the MOSFET driver TLP350 circuit is used. The capacitor filter is used for converter to reduce the fluctuation voltage . The capacitor value for  $C_1= 100\mu\text{f}, 16\text{V}$ ,  $C_2 = 47\mu\text{f}, 63\text{V}$  ,  $C_3= 47\mu\text{f}, 63\text{V}$  and  $C_4=100\mu\text{f}$ . The output voltage of the converter is 6.3 Vdc, 12.6 Vdc,25.2Vdc and 52.4 Vdc respectively.

REFERENCES

1. Branker, K., Pathak, M. and Pearce, J. M. (2011), ‘A review of solar photovoltaic lev-elized cost of electricity’, Renewable and sustainable energy reviews 15(9), 4470–4482.
2. Esram, T. and Chapman, P. L. (2007), ‘Comparison of photovoltaic array maximum power point tracking techniques’, IEEE Transactions on energy conversion 22(2), 439– 449.
3. Kazimierczuk, M. K. (2008), ‘Flyback PWM DC-DC converter’, Pulse-width Modulated DC-DC Power Converters pp. 189–237