

FPGA Based Optimized Reconfigurable Base-2 Constant Coefficient Multiplier Architecture for Image Filtering

N. Sambamurthy, M. Kamaraju

Abstract: Image convolution using FPGA has been comprehensively used for noise removal of Reconfigurable computing based image Processing Algorithm. Particularly these filters are widely used in embedded computer vision applications like edge detection and Feature extraction analysis. Practical implementation of filter requires enormous computational requirement. The multiplier plays very important role in the image convolution. The existed multiplier design requires more computational complexity for the 3x3 test image. For this the proposed reconfigurable constant coefficient multiplier uses base-2 Common sub expression algorithm. which reduces the computational complexity in a better way. The proposed 2D-convolution in image application is the value of resultant output is multiplication of image pixel with corresponding kernel value. In this work the realization of 2D convolution to be done using proposed constant coefficient multiplier and analyzed using Xilinx Virtex-5 FPGA platform

Keywords: Field Programmable Gate array (FPGAs), Filters, 2D Filters, Gaussian Mask; BCSE;Mask, Image controller;

I. INTRODUCTION

In spatial Image convolution [1], the each output image pixel is computed by multiplying the values of each input image pixel with the corresponding kernel value. The convolution tap output gives the resultant pixel output. As shown in Fig.1.

Usually to compute the filtering operation for a given symmetric Gaussian kernel size of 3x3 and 3x3 image requires 9 multiplications and 8 summing elements are required.[10]-[11]. The digital convolution [2]-[3] process widely implemented in FPGA [4] for several decades. However these algorithms are computationally expensive.

Revised Manuscript Received on August 20, 2019.

* Correspondence Author

N.Sambamurthy*, E.C.E Dept, Gudlavalluru Engineering College, Gudlavalluru, India, sambanaga009@gmail.com

Dr. M. Kamaraju, E.C.E Dept, Gudlavalluru Engineering College, Gudlavalluru, India




Fig.1.2 Dimensional - Image convolution

II. LITERATURE SURVEY

Nowadays, the image Convolution process is implemented on Graphical processing hardware (GPU) and DSP shows inadequate performance and high outlay. Moreover, ASIC's with rigidity and performance is the main drawback [4]-[8]. Generally, to perform a 2D-image convolution with FPGA, used 65,536 product terms and 65,535 adders are required for 256x256 gray scale image. First, the image size of 3x3 and a kernel mask size of 3x3 were chosen for performing the spatial convolution operation[5].

The Multiplier based convolution hardware [1],[2] is needed for noisy images and video processing. In linear spatial filtering, the multiplier is to be optimized key component and defines the performance of the linear filter hardware [5],[6]. Therefore, reconfigurable fixed coefficient multiplier hardware architecture for spatial filter has been focused continuously [7].

C.Y.YAO et al., implemented computational efficient multiple coefficient multiplication (MCM) algorithm for image filtering is designed [8]. This MCM algorithm [8] mainly used graph algorithm and common sub-expression algorithm used. The image filtering does pixel by pixel multiplication using the MCM design uses more area and high complexity.

For portable devices The MCM design is not suitable. F. Boracchi introduced for optimal complexity design based multiplier for low power applications. But the multiplier design is generic

and not suitable for filtering [3]. A.G.Dimster suggested the Fixed binary common sub expression algorithm (FBCSE) is eliminate the computational complexity moderately by considering BCSE algorithm across the adjacent coefficients is designed [4],[9],[10].

The Fixed bit common sub expression algorithm [1],[9] Challenges the problem with redundant computational complexity.

The algorithms on a fixed coefficient design are not applicable for Image filter. Because the kernel coefficients are dynamically programmable on the requirement. So that the reconfigurable constant coefficient multiplier architecture is needed for designing the image filter [1].

In this paper the designed Base-2 common sub expression algorithm, reduces the complexity in Base-2 common sub expressions form. For designing the image filter with low complexity and power optimized scenarios the reconfigurable constant coefficient multiplier is needed.

Gaussian Mask with image convolution is important algorithm for image denoising of linear filter design. Gaussian filter (G) is defined for the following below equation.

$$G(x, y) = \frac{1}{2\pi\sigma^2} e^{-(x^2+y^2)/2\sigma^2} \tag{1}$$

Where G is the kernel mask, x, y are the image coordinates and σ is the Gaussian parameter. The deviation of σ is large, the image smoothing is higher. for this design $\sigma=1$.




Fig.2. Image 2D-convolution using Gaussian mask with $\sigma=1$

Table-I: A 3x3 Test Image

P1	P2	P3
P4	P5	P6
P7	P8	P9

The image pixels are stored in 3x3 matrix is shown in table 1.

Each image pixel is read from the memory and scanned in a sequential order for the atpath performing filtering operation with designed kernel.

Table-II: Gaussian 3x3 Mask

0.077847	0.123317	0.077847
0.123317	0.195346	0.123317
0.077847	0.123317	0.077847

III. PROPOSED ALGORITHM AND HARDWARE DESIGN

Constant multiplication operation between the input image samples and the Gaussian kernel coefficients, for which the word length of the coefficients is 8-bit and it can be written as,

$$\left(\frac{x_{in}}{2}\right).a7 + \left(\frac{x_{in}}{4}\right).a6 + \left(\frac{x_{in}}{8}\right).a5 + \left(\frac{x_{in}}{16}\right).a4 + \left(\frac{x_{in}}{32}\right).a3 + \left(\frac{x_{in}}{64}\right).a2 + \left(\frac{x_{in}}{128}\right).a1 + \left(\frac{x_{in}}{256}\right).a0 \tag{2}$$

Table-III: Constant coefficients design

Coefficients	Binary weights									
a	$\frac{x_{in}}{2}a7$	$\frac{x_{in}}{4}a6$	$\frac{x_{in}}{8}a5$	$\frac{x_{in}}{16}a4$	$\frac{x_{in}}{32}a3$	$\frac{x_{in}}{64}a2$	$\frac{x_{in}}{128}a1$	$\frac{x_{in}}{256}a0$		
b	$\frac{x_{in}}{2}b7$	$\frac{x_{in}}{4}b6$	$\frac{x_{in}}{8}b5$	$\frac{x_{in}}{16}b4$	$\frac{x_{in}}{32}b3$	$\frac{x_{in}}{64}b2$	$\frac{x_{in}}{128}b1$	$\frac{x_{in}}{256}b0$		
c	$\frac{x_{in}}{2}c7$	$\frac{x_{in}}{4}c6$	$\frac{x_{in}}{8}c5$	$\frac{x_{in}}{16}c4$	$\frac{x_{in}}{32}c3$	$\frac{x_{in}}{64}c2$	$\frac{x_{in}}{128}c1$	$\frac{x_{in}}{256}c0$		
d	$\frac{x_{in}}{2}d7$	$\frac{x_{in}}{4}d6$	$\frac{x_{in}}{8}d5$	$\frac{x_{in}}{16}d4$	$\frac{x_{in}}{32}d3$	$\frac{x_{in}}{64}d2$	$\frac{x_{in}}{128}d1$	$\frac{x_{in}}{256}d0$		
e	$\frac{x_{in}}{2}e7$	$\frac{x_{in}}{4}e6$	$\frac{x_{in}}{8}e5$	$\frac{x_{in}}{16}e4$	$\frac{x_{in}}{32}e3$	$\frac{x_{in}}{64}e2$	$\frac{x_{in}}{128}e1$	$\frac{x_{in}}{256}e0$		
f	$\frac{x_{in}}{2}f7$	$\frac{x_{in}}{4}f6$	$\frac{x_{in}}{8}f5$	$\frac{x_{in}}{16}f4$	$\frac{x_{in}}{32}f3$	$\frac{x_{in}}{64}f2$	$\frac{x_{in}}{128}f1$	$\frac{x_{in}}{256}f0$		
g	$\frac{x_{in}}{2}g7$	$\frac{x_{in}}{4}g6$	$\frac{x_{in}}{8}g5$	$\frac{x_{in}}{16}g4$	$\frac{x_{in}}{32}g3$	$\frac{x_{in}}{64}g2$	$\frac{x_{in}}{128}g1$	$\frac{x_{in}}{256}g0$		
h	$\frac{x_{in}}{2}h7$	$\frac{x_{in}}{4}h6$	$\frac{x_{in}}{8}h5$	$\frac{x_{in}}{16}h4$	$\frac{x_{in}}{32}h3$	$\frac{x_{in}}{64}h2$	$\frac{x_{in}}{128}h1$	$\frac{x_{in}}{256}h0$		
i	$\frac{x_{in}}{2}i7$	$\frac{x_{in}}{4}i6$	$\frac{x_{in}}{8}i5$	$\frac{x_{in}}{16}i4$	$\frac{x_{in}}{32}i3$	$\frac{x_{in}}{64}i2$	$\frac{x_{in}}{128}i1$	$\frac{x_{in}}{256}i0$		

2-bit Base-2 common sub expression algorithm (2BCSE):

The designed 2-bit base-2 common subexpression algorithm generated partial products from each case given as

$$\frac{x_{in}}{2}a7 + \frac{x_{in}}{4}a6 + \frac{x_{in}}{8}a5 + \frac{x_{in}}{16}a4 + \frac{x_{in}}{32}a3 + \frac{x_{in}}{64}a2 + \frac{x_{in}}{128}a1 + \frac{x_{in}}{256}a0 \tag{1}$$

$$\underbrace{\hspace{10em}}_{x2}$$

$$a.x1 = y1$$

$$x2 + \frac{1}{4} \left[\frac{x1}{2} + \frac{x1}{4} \right] + \frac{1}{16} \left[\frac{x1}{2} + \frac{x1}{4} \right] + \frac{1}{64} \left[\frac{x1}{2} + \frac{x1}{4} \right]$$

$$x2 + \frac{x2}{4} + \frac{x2}{16} + \frac{x2}{64} \tag{2}$$




Fig.3: 2- bit Base-2common subexpression algorithm (2BCSE).




Fig.4: 3-bit Base-2 common sub expression algorithm (3BCSE).

3-bit Base-2 common sub expression algorithm (3BCSE):

The designed 3-bit base-2 common sub expression algorithm used partial products from each case is given as

$$\frac{x_{in}}{2}a_7 + \frac{x_{in}}{4}a_6 + \frac{x_{in}}{8}a_5 + \frac{x_{in}}{16}a_4 + \frac{x_{in}}{32}a_3 + \frac{x_{in}}{64}a_2 + \frac{x_{in}}{128}a_1 + \frac{x_{in}}{256}a_0 \quad \text{---(3)}$$

$$\underbrace{\frac{x_{in}}{2}a_7 + \frac{x_{in}}{4}a_6 + \frac{x_{in}}{8}a_5 + \frac{x_{in}}{16}a_4 + \frac{x_{in}}{32}a_3 + \frac{x_{in}}{64}a_2 + \frac{x_{in}}{128}a_1 + \frac{x_{in}}{256}a_0}_{x_2}$$

$a \cdot x_1 = y$

$$x_2 + \frac{1}{4} \left\{ \frac{x_1}{2} + \frac{x_1}{4} \right\} + \frac{1}{16} \left\{ \frac{x_1}{2} + \frac{x_1}{4} \right\} + \frac{1}{64} \left\{ \frac{x_1}{2} + \frac{x_1}{4} \right\}$$

$$\underbrace{x_2 + \frac{x_2}{4} + \frac{x_2}{16} + \frac{x_2}{64}}_{x_3}$$

$$x_3 + \frac{1}{16} \left\{ x_2 + \frac{x_2}{4} \right\}$$

$$\underbrace{x_3 + \frac{x_3}{16}}$$

The number of adders are reduced further by one. compared to 2-bit BCSE algorithm. This Algorithm requires totally 15 Shift operations and 4 addition operations for performing 8-bit multiplication operation.

The input image is converted into .coe file. The Mat lab image tool used for generating .coe file. An image pixel controller is designed using Finite State Machine (FSM)

based image controller to control the access of stored image binary values in the Block RAM.

In Block RAM the memory controller is controlling the flow of image pixels and kernel pixels using pixel and mask controller blocks.

IV. RESULTS AND DISCUSSION

Table- IV: Complexity analysis of Designed algorithm.

Used Element	Existed (FBCSE)	Proposed	
		3-bit BCSE	2-bit BCSE
Adders	4 (8-bit, 3 (9-bit) Total =9*7=63.	1(8-bit), 2 (9-bit) Total =9*3=27	1 (8-bit), 2 (9bit),1(10-bit) Total =9*4=36
Multiplexers/AND Gates	8(8 input AND logic circuits) Total =9*8=72.	3 Mux's(2:1 Mux's) Total =9*3=27.	2 Mux's(4:1 and 2:1) Total =9*2=18.
Propagation Delay	8(19ns)+7(3.25ns) =166.75ns	3(3.25ns)+3(3.01ns) =18.04ns	4(3.25ns)+2(3.58ns) =20.16

The complexity analysis is performed with existed and designed 2-bit ,3-bit BCSE algorithms. The proposed algorithm used 27 adders and 27 multiplexers for 3-bit BCSE and 36 adders and 18 multiplexers are for 2-bit BCSE .

Table -V: Comparison Results of the Designed Image filter on FPGA.

	Target Device	LUT'S	Flip flops	SLICES	Number of buffctrls
Proposed	Xilinx virtex-5 Xc5VST-250				
2-bit BCSE		435	167	5	18
3-bit BCSE		412	118	4	15
Existed					
FBCSE		758	112	6	23

The table[5] shows that designed algorithm used the less resources compared to the existed Fixed binary common subexpression (FBCSE).




Fig.5: RTL schematic of designed Image filter. The RTL schematic used 9 multipliers and 8 summing elements with image controller.

Table-VI: Comparative results of Power consumption.

Parameter	Proposed		Existed
Power (mw)	2-bit BCSE MULTIPLIER	3-BIT BCSE MULTIPLIER	FBCSE(Fixed base-2 common sub expression)
	165mw@ 200MHZ	129mw@ 200MHZ	227mw@200MHZ
Critical path delay(ns)	12.294	11.3	15.6

Table-VII: FPGA Resources profile of 2D Image filter using Proposed Algorithm.

Device Utilization Summary			
Logic Utilization	Used	Available	Utilization
Number of bonded IOBs	74	960	7%
Number of buffctrls	16	32	3%
Number of DSP48Es	-	192	0%

The designed BCSE algorithm based multiplier is tested in the image convolution. The 3x3 pixel matrix used 9 multipliers and which are connected in parallel. So that the speed is increased.

V. CONCLUSION

3 bit BCSE and 2-bit BCSE is implemented on Reconfigurable architecture using FPGA with less

complexity. The number of resources utilized in the designed multiplier is reduced. The designed multiplier tested in the FIR based Gaussian filter and verified the number of resources are reduced to 90. The 2D convolution process for 3x3 image required clock cycles are 3 approximately. and power consumption of designed image 2d-convolver is takes 100mw for 3-bit BCSE and 165me for 2 bit BCSE.

REFERENCES

1. Darak.S, Gopiand.S and Lai.S.,“Low-complexity reconfigurable fast filter bank for multi-standard wireless receivers,” IEEE Trans.(VLSI System, vol. 22, no.5, pp.1202–1206, May 2014.
2. Zhu, Zheng.Q and Xiong.D,“3D tubular structure extraction using kernel-based super ellipsoid model with Gaussian process regression”. IEEE Visual Communications and Image Processing (VCIP),vol.22,no.2,pp.1–6,2012.
3. Foia and Borachi,“An isotropically foveated non local image denoising filter”. 20th IEEE International Conference on Image Processing (ICIP),Vol.2, pp. 464–468, 2013.
4. Letourneau, E.Verhaeghe and J.Reader, “various weighted least squares algorithm based tracer distribution, count level, iterations and post-smoothing on PET quantification”, IEEE Nuclear Science Symposium and Medical Imaging Conference(IEEE), vol.2,pp.2351–2353, 2012
5. Vega-Rodriguez.,Gomez-Pulido, “An optimized reconfigurable hardware architecture for implementing image con volution ”. Proceedings of the 2004,World Automation Congress, 16, pp.131–136, 2004
6. C. Y. Yao, H.Chen, “A Novel common subexpression elimination method for fixed-point FIR filters,” IEEE Trans. Circuits Syst. , Reg. Papers, vol.51, no. 11, pp. 2215–2221, Nov. 2005
7. M. Aktan and A. Yurdakul, “An algorithm for the design of low-power hardware-efficient FIR filters,” IEEE Trans. Circuits Syst.I, Reg. Papers, vol. 55, pp. 1536–1545, Jul. 2008.
8. C. Y. Yao and Y. H. Ho, “Designing hardware-efficient fixed-point FIR filters,”IEEE Trans. Circuits and Systems, vol.61, no.1, pp. 202–212, 2014.
9. Dempster.A.G an. Macloed.M.D., “Use of minimum-adder multiplier blocks in FIR digital filters,” IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process. vol. 42, no. 9, pp. 569–577, Sep. 1995.
10. <http://www.xilinx.com/itp/xilinx10/books/manuals.pdf>

AUTHORS PROFILE



N. Samba Murthy obtained his B.TECH from JNTU Hyderabad and M.TECH from Gudlavalluru Engineering college, Gudlavalluru and presently pursuing Ph.D from JNTUK, Kakinada in the research area of VLSI architecture Design. Areas of interest are Microcontrollers, Embedded System Design, Microprocessors and VLSI architecture Design. He is a member of IE. Presently working as Assistant Professor in ECE Department, Gudlavalluru Engineering College, Gudlavalluru.



Dr. M. Kamaraju obtained his BE and M.E from the Andhra University and Ph.D from JNTUH, Hyderabad, in the area of Low Power VLSI Design. His areas of interest are microprocessors, microcontrollers, digital system design, embedded system design and low power VLSI design. He published 74 technical papers in national and international journals and conferences. He reviewed number of papers for international journal and conferences. He is a Fellow of the IETE, IE and a member of IEEE. He is presently working as a Professor and a mentor of the ECE Department, Gudlavalluru Engineering College, Gudlavalluru, India. He is the past Chairman of the IETE and IE State Wide Centre, Andhra Pradesh. He is also an executive counselor member of the JNTUK, Kakinada.

