

# High Speed, Low Area Exact Speculative Carry Look Ahead Adder using MGDI Technique



K. Lakshmi Bhanu Prakash Reddy, S.Vijayakumar, P.Umasankar, G. Reddy Hemantha

**Abstract:** The Exact Speculative Carry Look Ahead Adder using the Modified-GDI (Modified-Gate Diffusion Input) is suggested in this work. The delay, area and power tradeoff plays a vital role in VLSI. We already know that designs which are of CMOS style occupy more space may consume more power consumption. The switching behavior of the circuit cause the heating up of integrated circuits affects the working conditions of the functional unit. The adders are the main parts of several applications such as microprocessors, microcontrollers and digital signal processors and also in real time applications. Hence it is important to minimize the adder blocks to design a perfect processor. This work is proposed on a 16 bit carry look ahead adder is designed by using MGDI gate and 4T XOR gates and a speculator blocks. The proposed MGDI carry Look Ahead adder occupies 68% less area and the power consumption and the propagation delay also drastically reduces when compared to the conventional carry Look Ahead adder why because the number transistors drastically reduces from 1448 (Conventional) to 456 (Proposed CLA). The simulation results of the proposed design implemented in Xilinx.

**Keywords :** MGDI; 4T XOR; CLA; Speculator; Area; Power Consumption; VLSI; ASIC.

## I. INTRODUCTION

In VLSI, a wide-range of development results in minimizing of different parameters. It affects the overhead in delay, power as well as area. Major logic blocks like microprocessors, ALUs and DSPs use the Multipliers and Adders as basic logic blocks. Hence, to enhance these major blocks, it is required to optimize the performance of the multipliers and adders in terms of the aforementioned parameters. An improvement in GDI technique [1-3] which is termed as MGDI is used to solve this issue. Though there is a tradeoff among power, area and delay, high speed logic blocks are essential. The Cognitive Radio has spectrum sensor which uses the basic logic blocks and also its support in IoE (Internet of Everything) is major [4-6].

Revised Manuscript Received on August 30, 2019.

\* Correspondence Author

**K. Lakshmi Bhanu Prakash Reddy\***, Department of ECE, Aditya College of Engineering, Madanapalle, Andhra Pradesh, India. Email: kbhanu445@gmail.com

**S.Vijayakumar**, Department of ECE, SITAMS-Autonomous, Chittoor, Andhra Pradesh, India.Email: dr.vijay-vlsi@ieee.org

**P.Umasankar**, Department of EEE, Mahendra Engineering College, Autonomous, Namakkal, Tamilnadu, India. Email: pumaieee12@gmail.com

**G. Reddy Hemantha**, Research Scholar, Jawaharlal Nehru Technological University, Anantapuramu, India. Email: hemanthag75@gmail.com

© The Authors. Published by Blue Eyes Intelligence Engineering and Sciences Publication (BEIESP). This is an open access article under the CC BY-NC-ND license (<http://creativecommons.org/licenses/by-nc-nd/4.0/>)

At present, the physical interfaces are very important to integrate all the functional units to work as an integral unit and the big challenges are faced to achieve the desired logic. Sensors and actuators are the transducers to convert the input signals to the processors which perform the conditioning activity in a hardware unit. The process time is the key factor in measuring the performance any design which needs optimization. The adders optimized in terms of speed by means of using the appropriate methods to reduce the delay of the circuit which is suitable for this work too. Using appropriate technique, it is possible to reduce the delay and optimize the design area with possible low power requirements within the allowable degradation limit [7]. With the help of speculative method, the accuracy can be traded off to achieve circuit speed and power. Such adder is termed as Exact Speculative Adder (ESA), while the inexact speculative adders concentrated majorly on accuracy of their results.




Fig. 1: MGDI Cell

By maintaining the same accuracy, there are lots of possibilities to reduce the delay of the circuit using numerous methods. This work uses the modified GDI based exact speculative CLA method and the results are analyzed. Using one set of PMOS and NMOS in MGDI, all the basic logic functions are possible to obtain as an advantage. Compared to conventional CMOS technology, the modified GDI structure is given in Fig. 1. In Fig. 1, one can understand that the common input to gate is G, the input to NMOS is N while the PMOS input is P. Like conventional CMOS circuit, the substrates of PMOS and NMOS are connected to  $V_{dd}$  and  $gnd$  respectively. Table 1 represents the logic functions which can be obtained using modified GDI [1].

Table 1: The logic functions of modified GDI

N	P	G	Out	Function
'0'	B	A	AB	F1
B	'1'	A	A+B	F2
'1'	B	A	A+B	OR
B	'0'	A	AB	AND
C	B	A	AB+AC	MUX
'0'	'1'	A	A	NOT

Table 2: MOS transistors used in CMOS and mGDI for various logics.

Function	CMOS (no of transistors)	mGDI (no of transistors)
F1	6	2
F2	6	2
OR	6	2
AND	6	2
NAND	4	4
MUX	12	2
NOT	2	2



In CMOS method, it requires 6 to 12 transistors. But many of the basic logic functions are possible in MGDI with only 2 transistors [2]. The number of transistors in CMOS and MGDI are in Table 2.

To design the carry look ahead adder needs the logic gates like XOR, AND and OR gates with either 2, 3, 4 or 5 inputs. To design all these type of logic gates it requires more number of transistors and also the area and power consumption increases. Nowadays the size of all electronic equipment are very small like mobile phones and DSP kits, Microprocessors and Embedded systems.

In this paper an Exact Speculative CARRY LOOKHEAD ADDER is proposed by using MGDI technique. by using this technique the area required to design is drastically reduces when compared to the existing methods. The remaining sections of this paper provides the discussion on existing method, proposed method, analysis, verification, simulation results and conclusion.

II. EXISTING METHOD

The conventional inexact speculative adder for n-bit addition is given in Fig. 2. In this figure, the n-bit input are divided into 4-bit blocks with the value of x = 4. For the x-bit adder, the blocks feed the value of operands. Unlike the conventional ISA architecture, the adder unit has been replaced with 4-bit CLA ensures the high speed working conditions. In the following paragraphs, explanations with details of blocks along with various sub modules of the existing adder are given.

*Adder Blocks and Speculators:* Before discussing the circuits, arrangements and functions of the ESA, it is required to know some of the notations. The addition operands for addition are named as A and B for an n-bit adder with  $A = \{0, 1, \dots -1\}$  and  $B = \{0, 1, \dots -1\}$ ; Here, the sum output are expressed as  $S = \{0, 1, \dots -1\}$ . Fig. 2(b) represents the speculator block at gate level representation which is used in this paper as a speculator. This block is based on CLA logic to speculate the output carry for each 4-bit adder block. Speculation is carried out for 'r' MSB bits of each block where r is less than the size of block, (i.e.,  $r < x = 4$ ). Subsequently, the input carry for each speculator block is 0 (or 1) which introduce positive (or negative) errors respectively. The output carry, which is denoted as, from each speculator block is fed as an input carry for the adder block succeeding it, as shown in Fig.2. Now, each 4-bit adder block need not wait for the input carry from the preceding 4-bit adder block. Instead, all such adder blocks perform simultaneously additions on receiving input carries from the concerned speculator blocks.




Fig. 2: (a) n-bit conventional ISA adder. (b) Gate level representation of speculator block. (c) Digital architecture of compensator block.

In the above existing method all the blocks are designed by using logic gates based on the Boolean expressions. There are mainly three blocks those are the adder, speculator and compensator. In the above circuit x bit adder means it is 4 bit carry Look Ahead adder it internally consists of carry generation circuit and also it consists of four XOR gates and also OR and AND logic gates to generate sum and carry [8-12].

In previous the next full adder can wait until the carry propagated to it because of this the operation or speed may be reduced. Due to this reason one can designed a speculator block to generate the carry to the next stage. The compensator block can generate the corrected sum results for the given inputs. By using CMOS Technology the above method requires 1448 transistors for a 16 bit addition. In the above method it consists of four blocks, each block consists of adder of bit size 4, compensator and speculator. All these blocks are designed by using logic gates.

III. THE PROPOSED METHOD

This section describes the proposed Exact Speculative Carry Look Ahead Adder and the MGDI based AND gates and OR gates. The use of MGDI gates reduces the design area.

3.1 The Proposed Exact Carry Look Ahead Adder

Because of the use of MGDI gates, the proposed method the number of transistors can drastically reduce from 1448 to 456 transistors only based on MGDI technique. Due to this the dynamic power consumption reduces and speed of the operation also increases. The following section will explain and shows the proposed Exact Speculative Carry Look Ahead Adder.





Fig. 3: The Proposed Exact Speculative Carry Look Ahead Adder.

In this to get the carry for the next stage a speculator and a two input or gates are used. Here the total logic gates are designed by using MGDI technique and instead of using 12 transistor, the XOR gates use only 4 transistor to generate the sum bits and the CLA adder, in its internal circuit it consists of 5, 4, 3 and 2 inputs based AND and OR gates. For example consider 5 inputs AND gate, to design this it requires 12 transistors in pull up and pull down paths and to get the correct output an inverter is attached to it.

Hence it increases the design area and also propagation delay increases and speed also reduced. In order to avoid all these types of trade off in the proposed method all the blocks are design with only NMOS and PMOS transistors pairs called as MGDI technique. The following will explain the internal blocks of carry Look Ahead adder.


**3.2 MGDI Logic Gates**

The structure of 2 input AND gate and OR gate are shown in Fig. 4(a) and Fig. 4(b) respectively. MGDI logic gate single NMOS and single PMOS transistors. The gate terminals of both transistors are connected to one input and the PMOS drain is connected to the logic zero.




(a). AND gate (b) OR gate

**Fig. 4:** MGDI based two input gates



**Fig. 5:** MGDI based three input AND gate




**Fig. 6:** MGDI based four input AND gate

The source of NMOS is connected to another input and the output collected at the terminals of NMOS drain and PMOS source (both are tied together). The substrate of PMOS and NMOS are connected to the  $V_{dd}$  and ground respectively. Three inputs AND gate can be constructed by cascading two 2-input AND gates as shown in Fig. 5 while the Fig. 6 shows the Four input MGDI gates in similar fashion. These kind of MGDI structures help a designer to reduce the circuit area remarkably by using 4 transistor for three input logic gates and 6 transistors for four input logic gates against 8 and 10 transistors respectively in a CMOS technology. Similarly the three inputs and four inputs MGDI type of OR gates can be constructed.

To design a conventional XOR gate 12 transistors are required. Hence the area required by a design which uses XOR gate may increases along with increase in propagation delay. Hence to reduce the number of transistors in the proposed method, a 4T XOR gate is constructed as in Fig. 7. It has NMOS and PMOS transistors similar to the CMOS

Inverters. The overall circuit of this 4T XOR is a simple structure obtained by cascading two CMOS Inverters. In the first stage the PMOS drain is connected to the  $V_{dd}$  and source is connected to the NMOS drain and source of NMOS is connected to the ground.

The gate terminals of both PMOS and NMOS are connected to the input1. The output of the first stage is connected to the source of second stage NMOS and drain of second stage PMOS is connected to the input 1. The gate terminals of the second stage PMOS and NMOS are connected to the Input 2 and the source of PMOS and drain of the NMOS of the second stage are tied together to get the XOR output. When the  $V_{dd}$  is ON, based on the condition of Input1, either PMOS or NMOS is ON and generate the complement. The operation of 4T XOR GATE is listed in Table 3 for various logic combinations of inputs.




**Fig. 7:** 4T XOR gate

**Table 3:** Switching state of Transistors and function of 4T XOR gate

Inputs		PMOS P1	NMOS N1	PMOS P2	NMOS N2	OUTPUT A XOR B
A	B					A
0	0	ON	OFF	ON	OFF	0
0	1	OFF	ON	ON	OFF	0
1	0	ON	OFF	OFF	ON	1

**3.2 Speculator**

Speculator is a block which consists of MGDI AND gate and OR gates which helps the adders to reduce the design area. The block diagram of speculator as shown in Fig. 8 consists of three AND gates one OR gate and one XOR gate. To reduce the design area in the proposed method all these logic gates are replaced by MGDI AND gates and OR gates. The XOR gate is replaced by 4T XOR gate in Fig. 8. The output of the speculator and the carry out of the 4 bit adder are passes through the 2 input MGDI OR gate. The output of the MGDI-OR gate is used as carry input for the next stage.



**Fig. 8:** Speculator block




Fig. 9: Parallel Carry Look Ahead Adder (PCLA)




Fig. 10: Simulation result of 4 bit Parallel Carry Look Ahead Adder (PCLA)




Fig. 11: Simulation result of 16 bit Exact Speculative Carry Look Ahead Adder

**3.3 The 4-BIT CARRY LOOK AHEAD ADDER:**

The 4 bit carry Look Ahead adder [13-15] is faster as it is constructed with minimum transistors due to which the circuit is simpler as shown in Fig. 9. Here in this proposed 4 bit PCLA, the internal structure of the CLA is totally replaced by the MGDI technique. To design the 16 bit CLA, one can follow the cascading of four 4-bit adders with the speculator and OR gate by referring Fig. 9 itself.

**IV. SIMULATION RESULTS**

The simulation of the 16 bit exact speculative can be performed using Xilinx software. The output waveform consists of the 16 sum bits and one final carry and intermediate wire segments and inputs. It reveals that it requires less time to give the output. The speed of the operation increases as the delay is lower due to circuit simplicity. The 16 bit exact speculative CLA occupies less design space due to the use of MGDI method along with

speculator. The simulation results of 4 bit and 16 but CLA are given in Fig. 10 and Fig. 11 respectively. The comparative analysis of conventional and proposed CLA are given in table 4.

**Table 4:** Comparative analysis of conventional CMOS and proposed CLA

Type of 16 bit CLA	Technology	Operating Clock Frequency	Device Count	% of Area utilization
CMOS based CLA	90 nm	224.57 MHz	1448	--
Proposed - MGDI based CLA	90 nm	344.64 MHz	456	68 %



## V. CONCLUSION

Low area and high speed exact speculate CLA adder type of the ESA logic was presented. This design has been proposed to increase the speed of the operation and reduce power consumption and reduce the area respectively. Experimental results showed that the proposed one with a maximum frequency of 344.64 MHz and the conventional adder operates at a frequency of 224.57 MHz in 90nm ASIC and FPGA arrangements respectively. Subsequently the proposed method reduces the transistor count drastically from 1448 to 456 transistors only i.e., 68% lesser than the existing method. By using this MGDI technique the power consumption and area reduces when compared to the CMOS technology. The design works with a considerably good role in the design of consumer electronics as well as future trending electronic gadgets for IoE and many other modern-day applications. However, the power issue can be eliminated by some extent using suitable design approaches.

## REFERENCES

1. Arkadiy Morgenshtein, Alexander Fish, and Israel A. Wagner, "Gate-Diffusion Input (GDI): A Power-Efficient Method for Digital Combinatorial Circuits", IEEE transactions on very large scale integration (VLSI) systems, vol. 10, no. 5, October 2002.
2. Dr. H.V. Ravish Aradhya and Smitha G S, "MGDI Based Parallel Adder For Low Power Applications", IEEE - 3rd International Conference on 'Microelectronics Circuits and Systems' (Micro-2016).
3. S.Vijayakumar, V.Jayaprakasan, Reeba Korah, "Design and Analysis of Low Power, Area Efficient Skip Logic for CSKA Circuit in Arithmetic Unit" Proceedings of IEEE Conference on Emerging Devices and Smart Systems, ICEDSS, 2018.
4. B.N. Manjunatha Reddy, H. N. Sheshagiri, Dr.B.R.VijayaKumar, Dr.Shanthala S. —Implementation of Low Power 8-Bit Multiplier using Gate Diffusion Input Logic, IEEE 17th International Conference on Computational Science and Engineering(2014).
5. BehzadRazavi, "Cognitive Radio Design Challenges and Techniques,"IEEE Journals of Solid-State Circuits (JSSC), vol. 45, no. 8, pp. 1542-1553, 2010.
6. Gyanendra Prasad Joshi, SeungYeob Nam and Sung Won Kim, "Cognitive Radio Wireless Sensor Networks: Applications, Challenges and Research Trends," Sensors, vol. 13, no. 9, pp. 11196-11228, 2013.
7. D. Blaauw et al., "IoT Design Space Challenges: Circuits and Systems,"IEEE Symposium on VLSI Technology (VLSI-Technology): Digest of Technical Papers, pp. 1-2, 2014.
8. T. Liu and S. L. Lu, "Performance Improvement with Circuit-level Speculation," 33rd Annual IEEE ACM International Symposium on Microarchitecture (MICRO-33), pp. 348-355, 2000.
9. M.Sravani, S.Vijayakumar, "Design and Implementation of Hybrid LUT/Multiplexer FPGA Logic Architectures using Verilog HDL", International Journal of Research, vol. 7, no. 9, pp. 820-828, 2018.
10. N. Zhu, W.-L. Goh, and K.-S. Yeo, "An Enhanced Low-power High-speed Adder For Error-tolerant Application," 12th International Symposium on Integrated Circuits (ISIC), pp. 69-72, 2009.
11. M. Weber, M. Putic, H. Zhang, J. Lach, and J. Huang, "Balancing Adder for Error Tolerant Applications," IEEE International Symposium on Circuits and Systems (ISCAS), pp. 3038-3041, 2013.
12. N. Zhu, W.-L. Goh, G. Wang, and K.-S. Yeo, "Enhanced Low-power High-speed Adder for Error-tolerant Application," IEEE International SoC Design Conference (ISOCC), pp. 323-327, 2010.
13. Y. Kim, Y. Zhang, and P. Li, "An Energy Efficient Approximate Adder with Carry Skip for Error Resilient Neuromorphic VLSI Systems," IEEE/ACM International Conference on Computer-Aided Design (IC-CAD), pp. 130-137, 2013.
14. S Vijayakumar, B Karthikeyan, Mixed style of low power multiplexer design for arithmetic architectures using 90nm technology, Proc. of 12th ICNVS, 2010.
15. Vincent Camus, Jeremy Schlachter and Christian Enz, "Energy-Efficient Inexact Speculative Adder with High Performance and Accuracy Control," IEEE International Symposium on Circuits and Systems (ISCAS), pp. 45-48, 2015.
16. Vashistha R, Dangi AK, Kumar A, Chhabra D, Shukla P. Futuristic bio-sensors for cardiac health care: an artificial intelligence approach. Bio-tech. Aug 1;8(8):358, 2018.