

Strategic Development of Low Power High Speed SRAM Array Design



P H S Prudhvi Raju, B V V Satyanarayana, Addanki Purna Ramesh

Abstract: Because of the system variations of tiny functional size, enhanced adjustment functions in bits are becoming more and more vital, as technology nodes proceed to scale, primary memory encounter increased energy with output and time impacts such as crosstalk, challenges in consumption and reliability. We suggest a sustainable strategy to error correction in deeply-scale memories in order to tackle increasing failure rates owing to issues. SRAM is frequently used for high-speed memory apps like cache. The SRAM memory layout (SRAM) main parameter is power consumption. SRAM cells are power starving and bad in traditional models. The low-power cell designs for power consumption, delay write and the power retard product has been analyzed in this paper. The most recent upgrade VLSI, primarily in the volatile memory form of the SRAM set built into the PMOS & NMOS series and which is to be included in the cache segment on the CPU and in microcontrollers that are electronically energy-related, and now we have improved the SRAM Array challenges.

Keywords: SRAM 6T & 7T CELL, SRAM array 16x16, power and delay of read & write section.

I. INTRODUCTION

To encourage decreased energy usage and safe circuitry maintenance through the 1970s and 1980s VLSI upgrade the technology [1], the electronic programming systems needed to run the software and keep information in an integrated chip through the storage components and these huge circuits in the start phase. These volatile family SRAM&DRAMs are responsible for the storage and execution of the CPU and microprocessor processing units while other types of non-volatile memory are the only ROM selected to keep the data until it is deleted and this read-only storage is grouped into the MASKROM, PROM, EPROM, EEPROM, and FLASHROM. The volatile memory of the SRAM CELL [2] is based upon the inverters logic in an SRAM CELL only 3 possible operational modes: Read, Write and Hold. The volatile memory of the SRAM CELL [2] is based upon the inverters logic in an SRAM CELL only tri possible operational modes: Read, Write and Hold. Services from SRAM and DRAM are supplied to work the main memory, such as PC's, servers and game chips, since the primary memory area.

Revised Manuscript Received on October 30, 2019.

* Correspondence Author

P H S Prudhvi Raju*, Department of ECE, Vishnu Institute of Technology, Bhimavaram, India.

B V V Satyanarayana, Department of ECE, Vishnu Institute of Technology, Bhimavaram, India

Addanki Purna Ramesh, Department of ECE, Vishnu Institute of Technology, Bhimavaram, India.

© The Authors. Published by Blue Eyes Intelligence Engineering and Sciences Publication (BEIESP). This is an [open access](http://creativecommons.org/licenses/by-nc-nd/4.0/) article under the CC BY-NC-ND license (<http://creativecommons.org/licenses/by-nc-nd/4.0/>)

Due to high-speed features, the suggested SRAM in the cache memory expects the quantity of energy to be more in comparison to the DRAM, but the metal density in DRAM has been increased for the scheme of the cell. The SRAM CELL maintains the integrate / differentiation of the leakage of current and threshold tension to achieve better analytical delay response and energy results in order to maintain the changing V_{DD} and SRAM cells also involving memory actions in the embedded processor.

The main purpose of this document is to arrange SRAM ARRAY structures using FET technologies such as TFET [3] and MOSFET and FINFEET [4]. In addition, we encourage [5] the lifetime power storage devices still used in High-Speed applications, when comparing all FET systems. SRAM ARRAY structure Now, only the SRAM ARRAY structure with SRAM CELL is possible to develop and implement, While the [6] SRAM ARRAY, row line, and column line decoders, the sensing amplifiers and preload logical elements should be installed as proposed, but an electric device system must increase the cache memory in the cadence tool with small power and delay through this technology.

II. STANDARD 6T SRAM CELL

Figures 2.1 show a cell design, with 6 T cells most often used in embedded memory because of their fast access time and a relatively small region. The Standard SRAM cell 6T consists of two bonding inverters. This chamber comprises of 2 permanent WL signal controlled nations. This cell is for 0 and 1 purposes. During scanning activities, the '0' device voltage that may reverse the recorded data is interrupted. The layout specification does not require a precise reading of the data [7]. One bit of data is stored in a 6T transistor SRAM cell structure.

The data is placed on the bit line in order to write information and the reverse data on the reverse bit-line. After that the accessible transistors are activated, the WL is set to high. Since the conductor is much stronger on the BL, the inverter transistors can be asserted. The access transistors can be shifted off and data can be maintained [10] on the inverter as quickly as the data is saved in the inverter. A schematic diagram explains the components of a scheme with abstract symbols and not real images. Original designs were hand-made using standards or pre-printed adhering figures, but today software for electronic design automation.




Fig 2.1 Standard SRAM 6T CELL

Write task

The WL is enabled when Q="0" and QB="1." Data and Data bar lines are now used for inputs, while Data bar lines are forced to V_{ss} . Now the voltage difference of M3 and M4 will be less than M3 and M1 will ON then Q="1" [9] outputs.

Read task

On this design, if Q="1" and QB="0" are used, it's enabled. Now, b and b-bar lines are used to send to the V_{DD} and then Q= 0 "and the b-bar pressure is V_{DD} , which outcome in a drop of the b bar pressure and that of the Q voltage. When the value of the b bar drops, the result is "1," and the b-bar lines are a comparator.

III. STANDARD 7T SRAM CELL

The scaling down of digital transistors to reduced energy and boost efficiency is a significant task in the latest profound technical nodes. The systems are progressively prone to variation and sound due to the decrease in the innovation unit. Because of power limits on storage-driven gadgets, research on small power systems has become more essential than ever. The scale of energy supplies to decrease energy consumption was a general alternative because of its quadratic energy reduction effect. This includes substrates (ST) [10] and applications that near thresholds that attempt to attain the minimum amount of energy but that cause problem like increased noise sensitivity and reduction of quality.




Fig 3.1 Conventional 7T SRAM CELL

One of the primary components in any SOC is the stagnant RAM (SRAM), which occupy a large SOC area [11]. The sector norm, as shown in Figure B, which is an SRAM set, for its fast detecting differential and exceptionally tiny region, was seven Transistor (7T) cells (6). Conversely, the full scale of provide electrical energy has affect the efficiency of reading and writing in SRAMs and thus made it complicated for Classical 7T-cell to be achieved [12]. The memory cell is large enough for a powerful inversion machine to function correctly.

IV. GROUNDED 7T SRAM CELL

In the fig 4.1 shows the grounded 7T SRAM cell and it has grounded the gate terminal of DL transistor [13]. By grounding this terminal to improve the delay speed in the SRAM cell and also to reduces the power dissipation.




Fig 4.1 Grounded 7T SRAM cell

V. SRAM ARRAY ARCHITECTURE

By grouping the SRAM bit bodies, the SRAM array[14] can be created. Hence the SRAM ARRAY structure, in which elements can be stored in such a precise manner to perform the memory functions, as read/write the required data and saves large data by Set the array size by considering the depth and width, whereas $N \times M$ and $2N \times 2m$ * needed the depth(Number of lines) & width(Number of columns). This array contains the block of elements are Decoder, SRAM Cell, Pre-Charge Circuit, Sensing Amplifier, Driver.




Fig 5.1 SRAM Array Structure

A. Decoder

A binary decoder is another kind of electronic memory machine with two-bit, three-bit, or four-bit outputs that depend on the number of entry rows.

This makes it possible to define the decoder with a collection of two or more pieces with an-bit key and thereby represent 2^N prospective value. A binary number is normally decoded in a non-binary state by identifying accurately one of its n inputs for the logic 1. When a binary decoder obtains n inputs, usually a given binary or Boolean quantity, on the grounds of this input only one input is enabled and other outputs are deactivated.




Fig 5.2 Decoder

B. Column Decoder

The schematic drawing for the decoder placed on the top of the SRAM ARRAY-decoder panel, which is recognized by the panel decoder because of the factors that you need the SRAM cell bit line and bit bar line. You can build the decoder with global gates.

C. Row Decoder

In the SRAM array, the row decoder works only on the required line of words, and by pulling down transistors, the SRAM cell can be connected to a row decoder. Only the necessary term line is used for the row decoder. Due to N entry points and $2N$ ($N=2N$) result parts, decoder volume can be obtained, thereby raising the set volume by different decoder sizes.

D. Sense Amplifier

The usual functions of a random static access memory are to read and write the data in some access time [15] so the access time must be monitored in this SRAM array by the sensory amplifier. The sensor booster is designed to be comparable to the differential amplifier by pulling up and down the transistors. The bit & bit bar and SE are allocated to these three buttons. It only can assist retrieve the information from the SE=1 matrix, and then the distinction between a point and point bar is initiated. The small voltage level number (0 & 1) is then enhanced to reflect the voltage [16] requirements in bit & bit bar SRAM cell lines. Finally, the sense amplifier output is fed into the column decoder and is placed nearest the column decoder.




Fig 5.3 Differential amplifier

E. Pre-Charge Element

It is a primary circuit in the development of architecture from the SRAM Array. In the pre-loading system, there are three PMOS transistors and two top transistors for the preloading and the remaining top transistors for the equalization. The circuit diagram for the pre-loading circuit is displayed in Figure 5.4.




Fig 5.4 Pre-Charge Circuit

The primary part of the preload scheme is to load the two-bit lines to V_{DD} and begin the fresh one before reading and writing. The preloading loop includes each row, which makes it fully conditional on each row and preload loop.

VI. IMPLEMENTATION OF SRAM ARRAY

A. 16X16 Array Using 6T SRAM cell

We use the 4:16 row and column decoder in this proposed design to access the WL and BIT & BLB line, the differential amplifier to differentiate between bit lines to ensure a reliable read task, the pre-charge element must charge the read & write tasks up to V_{DD} earlier. Here the WL and BL and BLB lines are must be maintains high.




Fig 6.1 Simulation Diagram Of 16x16 Array Using 6T SRAM Cell

B. 16X16 Array Using 7T SRAM cell

Design of SRAM memory array structure of 16X16 using the and this memory can stores the 256 bits then this array needs some essential components are 7T SRAM cell has giving similar functions like as 6T SRAM cell but placed one NMOS transistor at the bit bar line to boost up time response of read task.




Fig 6.2 Simulation Diagram Of 16x16 Array Using 7T SRAM Cell

C. 16X16 Array Using Grounded 7T SRAM cell

Let us now introduce the new design of SRAM memory array structure of 16X16 using the grounded 7T SRAM cell and this memory array can stores 256 bits as shown in fig 6.3.




Fig 6.3 Simulation Diagram Of 16x16 Array Using Grounded 7T SRAM Cell

It needs some essential components are grounded 7T SRAM cell has giving similar functions like as traditional 6T SRAM cell and here placed extra one NMOS transistor placed across the V_{SS} section at the pull down transistors and this array can also employed to saves the 32kb of data. Here this SRAM array consists of same as standard 7T SRAM cell

are 4:16 row and column decoder, sense amplifier, pre-charge circuit and write driver circuit.

A. Simulation waveform of 16x16 array using 6T SRAM cell

From the bottom fig 6.4 mentioned the transient response of 16X16 array design using 6T SRAM cell and this analysis used to tabulate the power dissipation values and also tabulated the read task access timing response & write task access timing response of analysis by using BL, BLB lines, Q, QB.




Fig 6.4 Read & Write simulation waveforms of 16X16 array using 6T SRAM cell

B. Simulation waveform of 16x16 array using Standard 7T SRAM cell

From fig 6.5 mentioned the transient response of proposed SRAM array design and this analysis used to tabulate the power dissipation values and also tabulated the logic0 read task access timing response & write task access timing response of analysis by using BL, BLB lines, Q, QB.




Fig 6.5 Read & Write simulation waveforms of 16X16 array using Standard 7T SRAM cell

C. Simulation waveform of 16x16 array using Grounded 7T SRAM cell

From fig 6.6 mentioned the transient response of proposed 16X16 array using Grounded 7T SRAM cell and this analysis used to tabulate the power dissipation values and also tabulated the logic0 read task access timing response & write task access timing response of analysis by using BL, BLB lines, Q, QB.




Fig 6.6 Read & Write simulation waveforms of 16X16 array using Grounded 7T SRAM cell

VII. RESULTS AND ANALYSIS

The Table 1.1 describes the total power utilization of the SRAM array. From Table 1.1, we absolve projected SRAM arrays have a reduced amount of power when compare with presented SRAM array designs. The comparison of power analysis can be described as graph as shown in Fig 6.7.

Table 1.1 SRAM arrays Power analysis

Types of SRAM array	Power in mw
16X16 Standard 6T SRAM array	24.48
16X16 Standard 7T SRAM array	20.4
16X16 Grounded 7T SRAM array	16.94




Fig 6.6 Comparison of power in various SRAM arrays

The Table 1.2 represents the overall delay between input and output. From Table 1.2, we absolve proposed SRAM Cell designs have less delay when compared with existing SRAM Cell designs. The comparison of delay analysis can be described as graph as shown in Fig 6.7.

Table 1.2 SRAM arrays Delay analysis

Types of SRAM array	Delay in ns
16X16 Standard 6T SRAM array	1.273
16X16 Standard 7T SRAM array	1.217
16X16 Grounded 7T SRAM array	1.178




Fig 6.7 Comparison of delay in various SRAM arrays

VIII. CONCLUSION

The diagram is intended 16x16 SRAM array using standard 6T, 7T SRAM cell but these consume more power and high delay response. The whole array of physical components including memory bit, write driver, pre-load circuit, a Sense amplifier, is developed and integrated. By proposed the grounded 7T SRAM array we can be employed for high speed characteristics of electronic gadgets using less amount of power usage and it has more effective of cost.

REFERENCES

1. B. H. Calhoun and a. P. Chandrakasan, "static noise margin variation for sub-threshold SRAM in 65-nm CMOS," IEEE J. Solid-state Circuits, vol. 41, no. 7, pp. 1673–1679, Jul. 2006
2. B. V. V. Satyanarayana, M. Durga Parkas, "analysis of heterojunction tunneling architectures for ultra low power applications," in International Journal of Sciences and Research, vol. 73 | no. 10 | Oct 2017.
3. K. Vanama, R. Gunnuthula and G. Prasad, "design of low power stable sram cell," 2014 international conference on circuits, power and computing technologies [icccpt-2014], Nagercoil, 2014, pp. 1263-1267.
4. S. Gupta, K. Gupta and N. Pandey, "a 32-nm subthreshold 7T SRAM bit cell with read assist," in IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 25, no. 12, pp. 3473-3483, Dec. 2017.
5. Hong Zhu and Volkan Kursun, "A Comprehensive Comparison of Data Stability Enhancement Techniques With Novel Nanoscale SRAM Cells Under Parameter Fluctuations" IEEE Transactions on Circuits and Systems-I: Regular Papers, Vol. 61, No. 5, May 2014.
6. Shah, K. C., Gandhi, D. N., & Nagpara, B. H. (2013). Design and analysis of 256 bit SRAM in deep submicron CMOS technologies. Journal of Information, Knowledge and Research in Electronics and Communication Engineering, 2(2), 812-817.
7. B. Majumdar and S. Basu, "low power single bitline 6T SRAM cell with high read stability," 2011 International Conference on Recent Trends in Information Systems, Kolkata, 2011, pp. 169-174.
8. Vishal Gupta and Saurabh Khandelwal, "leakage current reduction in finfet based 6T SRAM cell for minimizing power dissipation in nanoscale memories" 2015 5th Nirma University International Conference on Engineering (Nuicone), 978-1-4799-9991-0/15/ ©2015 IEEE.
9. Y. Yang, H. Jeong, S. C. Song, J. Wang, G. Yeap and S. O. Jung, "single bit-line 7T SRAM cell for near-threshold voltage operation with enhanced performance and energy in 14 nm finfet technology," in IEEE Transactions on Circuits and Systems I: Regular Papers, vol. 63, no. 7, pp. 1023-1032, July 2016.
10. A. Q. Ansari and J. A. Ansari, "design of 7T SRAM cell for low power applications," 2015 Annual IEEE India Conference (INDICON), New Delhi, 2015, pp. 1-4.
11. S. A. Tawfik and V. Kursun, "low power and robust 7T dual-v t sram circuit," in Proc. IEEE Int. Symp. Circuits Syst. (ISCAS), May 2008, pp. 1452–1455.
12. Girish H. and Shashikumar D. R., "Insights of Performance Enhancement Techniques on FinFET-based SRAM Cells" Communications on Applied Electronics (CAE) – ISSN : 2394-4714 Foundation of Computer Science FCS, New York, USA Volume 5 – No.6, July 2016.
13. Jawar Singh, Dhiraj K. Pradhan, Simon Hollis, Saraju P. Mohanty (2008) "A single ended 6T SRAM cell design for ultra low voltage applications" in IEICE 2008, pg 750-755.
14. Shah, R. K., Husain, I., & Kumar, M. (2015). Performance comparison for different configurations of SRAM cells. International Journal of Innovative Research in Science, Engineering and Technology, 4(1), 18543-18545.
15. Mohammad, B., Dadabhoy, P., Lin, K., & Bassett, P. (2012, December). Comparative study of current mode and voltage mode sense amplifier used for 28nm SRAM. In 2012 24th International Conference on Microelectronics (ICM) (pp. 1-6). IEEE.
16. Ho, D., Iniewski, K., Kasnavi, S., Ivanovi, A., & Natarajan, S. (2006). Ultra low power 90nm SRAM cell for wireless sensor network applications. IEEE Symposium on Circuits and Systems, 4131-4134.

AUTHORS PROFILE



P. H. S. Prudhvi Raju received B.Tech degree in Electronics and Communication Engineering from DNR College of Engineering and Technology, Bhimavaram, affiliated to JNTU, Kakinada, in 2016. He is currently pursuing the M.Tech degree in Electronics and Communication Engineering with Vishnu Institute of Technology, Bhimavaram. His current research interests include Analog VLSI Design and Power Optimization for Integrated Circuits, Embedded systems, Digital electronics, and Communication system.



B. V. V. Satyanarayana received B.Tech and M. Tech. Degrees in Electronics and Communication Engineering from B. V. C. Engineering College, Odalarevu, affiliated to JNTU, Kakinada, in 2004 and 2011. He is currently pursuing the Ph.D. degree in Electronics and Communication Engineering with K. L. University, Guntur and he is working as an Assistant Professor in Department of Electronics and Communication Engineering at Vishnu Institute of Technology, Bhimavaram, and Andhra Pradesh. His current research interests include Analog VLSI Design and Power Optimization for Integrated Circuits.



Addanki Purna Ramesh has more than 21 years of teaching and research experience. He obtained his Master's degree from JNTU, Hyderabad and Ph.D. from JNTUK, Kakinada. He is Member of Fellow of IETE, ACEEE, Fellow of Institute of Engineers (India). His areas of interest are VLSI, DIP, and Embedded Systems. He has 30 publications in various International and National Journals and conferences.