

# Wave Pipelined Area Efficient LDPC Encoder

V.Nandalal, V.Anand Kumar, M.S.Sumalatha



**Abstract:** This paper present efficient design of Low Density Parity Check (LDPC) Encoder with wave pipeline. Comparing to decoding, LDPC Encoding was relatively more complex. There are several methods to perform encoding. Among all the existing methods to reduce parity check matrix Gauss Elimination method was used. To overcome the cons like latency and area overheads of conventional pipelining, Wave pipelining technique was used. LDPC encoding was designed with different stages of pipeline and the encoding performance is evaluated with wave pipeline. Implementation of this architecture was done on Xilinx FPGA XC2VP100 device. Wave pipeline will reduce the time delay and area overhead which can be proved by synthesis report.

**Index Terms:** Gauss Elimination, LDPC codes, LDPC encoder, Wave pipelining.

## I. INTRODUCTION

LDPC codes have major attention in research community and accessible for attaining reliable information transmission. LDPC codes are excellent error correcting codes. The major characteristics of this code is the parity check matrix  $H$  contains only less number of one's compared to the number of zeros. To reduce the number of 1's we are applying many algorithm and methods. Among them we have used Gaussian elimination which reduces the matrix  $H$  by applying elementary row and column operations. To achieve better performance in terms of area, speed and throughput the wave pipelining technique is used.

In a digital system, clock frequency is increased by a design methodology called wave pipeline. This methodology is also named as Maximal Rate Pipelining. Internal clock element was not required in wave pipelining, unlike normal pipelining which results in increase throughput. The difference between shortest and longest path delay provides the logic rate that can propagate through the circuit which doesn't depends delay on the longest path.

In an attempt to get better throughput, pipelining is important. A logical network was divided into number of stages, each pipeline stage was operated upon previously computed data from previous stage this was the working principle of a pipelined system. Registers or latches are

inserted in between the partition network. The throughput increases up to  $M$  factor if the logic network is pipelined into  $M$  stages, which results in significant increase in the power and area consumption. By this increase in consumption, register cycle time as well as the latency is increased. Wave pipelining is an unconventional synchronous circuit that allows overlapped execution of multiple operations without using flip-flops and register within the logic network. Evaluation chart of wave pipelined and different stages of pipelined architecture has been shown. Construction of this paper is as follows. Section II and III gives the general idea about LDPC encoder and its reduction techniques. Section IV discusses about the theory of wave pipelining. Sections V & VI gives the implementation of the LDPC encoder and the different pipelining stages of the encoder operations. Section VII discusses about the synthesis report of the designs and its evaluation and finally section VIII deals with paper conclusion.

## LDPC CODES

Low Density Parity Check (LDPC) codes are a type of linear block error correcting code discovered by Gallager in 1962 which is also called as Gallager codes. LDPC codes are characterized by greater flexibility; lower decoding complexity as compared with Turbo codes; parallel capability which facilitates the hardware implementation; in a communication system high speed design of decoding is done with high throughput. There are two different methods to represent LDPC codes. The LDPC codes are represented via matrix and diagrammatical representation.

## II. LDPC ENCODER

The encoder of LDPC has two main tasks: Construction of sparse parity check matrix and generation of code word with sparse matrix. Sparsity indicates that each symbol node has few connections to check the nodes in the tanner graph. The parity check matrixes which contain only a few number of 1's is compared to the number of 0's. To reduce the number of 1's we are applying different algorithm and method. Gaussian elimination which reduces the parity check matrix  $H$  by applying elementary column and row operations is one of the methods used to reduce the parity check matrix. The generator matrix  $G$  is done using the matrix inversion method, where  $G$  is given by  $G = \{I_k | A^T\}$ .

### A. Code Matrix $H$ and Generator Matrix $G$

A bipartite graph is a Tanner graph with  $r$  check nodes and  $n$  symbol nodes where  $n \geq r$ . The code matrix  $H \in GF(2)^{r,n}$  for this code is the adjacency matrix of the graph;  $H_{i,j}=1$  if and only if  $C_i$  is connected to  $S_j$ . Let  $m = (n - r)$ . The generator matrix  $G \in GF(2)^{m,n}$  is constructed from reduced row-echelon form of  $H$ ;  $H$  can be transformed to  $H = \{[P \in GF(2)^{r,m}] | [I \in GF(2)^{r,r}]\}$

Revised Manuscript Received on October 30, 2019.

\* Correspondence Author

**Dr.V.Nandalal\***, Associate Professor, Department of ECE, Sri Krishna College of Engineering & Technology, Coimbatore, India,

**Mr.V.Anand Kumar**, Assistant Professor, Department of ECE, Sri Eshwar College of Engineering, Coimbatore, India,

**Ms.M S Sumalatha**, Research Scholar, Department of ECE, Sri Krishna College of Engineering & Technology, Coimbatore, India,

© The Authors. Published by Blue Eyes Intelligence Engineering and Sciences Publication (BEIESP). This is an [open access](http://creativecommons.org/licenses/by-nc-nd/4.0/) article under the CC BY-NC-ND license (<http://creativecommons.org/licenses/by-nc-nd/4.0/>)

via Gaussian elimination and the generator matrix is given  $H = \{[I \in GF(2)^{m,m}][P^T \in GF(2)^{m,r}]\}$ .

*B. Gaussian Elimination Method*

To reduce the number of 1's we are applying many algorithm and methods. One of the conventional methods LDPC encoding is Gauss elimination where the Generator matrix

represented by G is derivative of H which represents parity-check matrix by Modulo-2 operation. Row permutation, modulo-2 sums of row and also some column variation are done to calculate the unknown G matrix from H matrix. The (n,k) represents codeword and H is given by  $H = \{A|I_k\}$ . G is given by  $G = \{I_k|A^T\}$ . By Gaussian Elimination operation, the parity-check matrix H is reduced. Codeword v is obtained from the equation  $v = u \times G$ . The codeword equation is obtained by matrix multiplication operation. The encoding process consists of normal matrix multiplication and matrix inversion.

$$\begin{bmatrix} a_{11} & a_{12} & \dots & a_{1n} \\ a_{21} & a_{22} & \dots & a_{2n} \\ \dots & \dots & \dots & \dots \\ \dots & \dots & \dots & \dots \\ a_{n1} & a_{n2} & \dots & a_{nm} \end{bmatrix} \begin{bmatrix} X_1 \\ X_2 \\ \dots \\ \dots \\ X_N \end{bmatrix} = \begin{bmatrix} b_1 \\ b_2 \\ \dots \\ \dots \\ b_n \end{bmatrix}$$

**IV. WAVE PIPELINING**

In a digital system, clock frequency is increased by a design methodology called wave pipeline. This methodology is also named as Maximal Rate Pipelining. The logical elements are pipelined at a fine grain level. The synchronization of internal operations was obtained by equating inherent RC delay. The difference between shortest and longest path delay provides the logic rate that can transmit all the way through the circuit which doesn't depends delay on the longest path.




Fig1. Wave pipelining

Wave pipelining is a technique to increase the number of pipeline stage in a logic network without increase the number of flip flops. Figure 1 shows wave pipelined structure. This produces many paths having delays which are much lesser than the critical path delays. The clock speed improves when the non-critical paths remain idle. If the ideal time of paths which are non critical are reduced due to the increase in the clock speed.

**V. IMPLEMENTATION**

LDPC encoder has been designed with the Gaussian elimination method. In LDPC encoder this algorithm is used to reduce the PCM by reducing number of 1's and placing zeros above the diagonal in the matrix. It uses row permutations, modulo-2 sums of rows and some column permutation. By applying elementary row operations the reduced parity check matrix  $H \in GF(2)^{r,n}$  is given by  $H = \{A|I_k\}$  and the generator matrix  $G \in GF(2)^{m,n}$  for parity check matrix is given by  $G = \{I_k|A^T\}$ . where  $I_k$  is called as identity matrix and A is the parity check matrix. The block diagram for the LDPC encoder is designed based on the operation involved in normal encoding process. The fig. 2 shows the flow of LDPC encoder.




Fig2. Flow of LDPC encoder

*A. Steps for H Matrix Reduction*

The H matrix of size (5,10) is reduced using the following step. Where H matrix is shown below.

$$H = \begin{bmatrix} 1 & 1 & 0 & 1 & 1 & 1 & 1 & 0 & 1 & 0 \\ 0 & 1 & 1 & 0 & 1 & 1 & 0 & 1 & 1 & 0 \\ 0 & 0 & 0 & 1 & 0 & 1 & 0 & 0 & 1 & 1 \\ 1 & 1 & 0 & 0 & 0 & 0 & 1 & 1 & 0 & 1 \\ 0 & 0 & 1 & 0 & 0 & 1 & 0 & 1 & 0 & 1 \end{bmatrix}$$

For row echelon form ( $H_r$ ) the following steps are performed in above matrix

- i. Ones below diagonal of columns 1 and 2 are removed by modulo 2 additions of rows 1 and 4. The columns 1 and 2 have entities of one on diagonal of H matrix.
- ii. Swapping of rows 3 and row 5 is done to have one on the diagonal of column 3.
- iii. Row echelon ( $H_{rr}$ ) form obtained by performing modulo-2 addition of row 5 and row 4 to replace row 5. For reduced row echelon  $H_{rr}$  form the following step are done in  $H_r$  matrix.
  - i. The column 1 is already in correct form so in the column 2 ones on top of the diagonal is removed by substituting row 1 by means of the modulo- two addition of the rows 1 and 2.

- ii. One present above diagonal of the column 3 is removed by performing modulo-two addition of rows 2 and 3 resultant is replaced on row 2 and row 1 is substitute with modulo-two addition of rows 1 and 3.
- iii. In column 4 the first row is changed with the modulo-two addition of rows 1 and 4
- iv. The column 5 is cleared by summing row 5 with rows 1, 2 and 4.

The reduced row echelon  $H_{rr}$  is forced a matrix inversion to form Generator matrix G which is show below.

$$G = \begin{bmatrix} 1 & 0 & 0 & 0 & 0 & 0 & 0 & 1 & 1 & 0 \\ 0 & 1 & 0 & 0 & 0 & 1 & 0 & 0 & 0 & 0 \\ 0 & 0 & 1 & 0 & 0 & 0 & 1 & 1 & 0 & 1 \\ 0 & 0 & 0 & 1 & 0 & 1 & 1 & 0 & 1 & 0 \\ 0 & 0 & 0 & 0 & 1 & 0 & 1 & 1 & 1 & 0 \end{bmatrix}$$

Encoding of a code vector  $C \in GF(2)^m$  yield a valid encode codeword  $Y \in GF(2)^n$  is performed by  $Y = C \times G$ .

### VI. PIPELINING STAGES

The conventional method to decreasing the clock period of the system is by pipelining the combinational block. Where the combinational block is divided into 2 and the registers are inserted in between them. It leads in the reduction in the critical path.

#### A. Two stage pipelining

The following fig 3 shows the two stage encoder structure.




Fig3. Two stage pipelining

As it could be seen, the combinatorial block is split up into two stages and an intermediate latch is included between the blocks.

#### B. Three stage pipelining

The following fig 4 shows the two stage encoder structure




Fig 4. Three stage pipelining

As it could be seen, the combinatorial block is split up into three stages and an intermediate latch is included between the blocks. Because of increase in the intermediate latches

the area and the clock used by the latches increases. Thus it can be overcome by using wave pipelining.

### VII. SYNTHESIS

The two stages and three stage pipelined architecture have been designed, its functionalities are verified with Modelsim and the synthesis is done using Xilinx 9.2i. Our implementations are on a Xilinx Virtex-ii FPGA XC2VP100 device. Recourse utilization of different stage of pipelined and wave pipelined is given by Xilinx synthesis report. To design a faster performing architecture the concept called delay balancing is performed. Report of wave-pipelined architecture proves the reduction of area utilization of LDPC encoder. Latency is also analyzed between different pipelined structures with wave pipeline, which shows the wave pipelined structure is better. The reduction in number of flip flops, number of slices and number of LUT has been identified because of the concept of delay balancing. In combinational blocks, buffers are inserted. This insertion provides the way to reduce resources in the architecture of input and output blocks. The evaluation involving the stages of pipelining in terms of their device utilization of encoder (5,10) is given in the table I.

Table I. Logic Utilization of LDPC Encoder(5, 10)

Stages \ Logic Utilization	2STG	3STG	WAVEPIPE
Number of Slice Flip Flops	330	370	140
Total equivalent gate count for design	4416	7523	1810

The above table provides the evidence of reduction in flip flops count and total equivalent gate design count by using the wave pipelining technique. Increase in stages of pipeline will result in increase in the flip flops count and total equivalent gate design count due to synchronization elements. But in wave pipeline architecture, synchronized elements are reduced so the device logical utilization get reduced.




Fig 5. Number of Flip Flops

Table II demonstrate the Latency analysis among the pipelining and the wave pipeline structure. It has been verified that the wave pipeline structure significantly reduces the latency overhead.

# Wave Pipelined Area Efficient LDPC Encoder




Fig. 6. Total Gate Count

Table II Timing Analysis

Pipeline stages	No. of Clock cycles
2stage	5
3stage	6
Wave pipelining	2

## VIII. CONCLUSION

The LDPC codes which is of greater attraction towards many application of communication systems. The Low Density Parity Check encoder was realized in Field Programmable Gate Array with pipeline stages. With the structure of wave pipeline architecture, the optimization of the architecture in terms of speed and area can be introduced. This work can be extended towards the power optimization, to design an enhanced Low Density Parity Check (LDPC) Encoder.

## REFERENCES

- Orlando J.Hernandez and Nathaniel F. Blythe, "An FPGA Architecture for low density parity check codes", IEEE Transaction in Southeast on, April 200, pp 186-191.22
- Dr. V.Nandalal and V.Anand Kumar, "A Comprehensive Study on Encoding Techniques in Low Density Parity Check Codes", Journal of Advance Research in Dynamical & Control Systems, Volume 10, Special Issue 12, 2018.
- C E Shannon, "A mathematical theory of communication", Bell systems Tech, Vol 27, pp 379 – 423.,1948
- Y kou, S Lin and M P C Fossorier, "Low density parity check codes based on finite geometries: A rediscovery and new result", IEEE trans. Inf. Theory, Vol 47, No. 7, pp 2711-2736,2001.
- Dr. V.Nandalal and N.Sathish Kumar,"A Detailed Study on Reconfigurable Circular Patch Antenna", International Journal of Pure and Applied Mathematics, Volume-119 Issue-12 Pp- 1545 – 1553, 2018
- D U Lee and W.LUK " A flexible hardware encoder for low density parity check codes" , in 12<sup>th</sup> Annual IEEE symposium on field programmable custom computing machines, pp 101-111,2004
- Y Jung and J Kin, "Memory efficient and high speed LDPC encoder", Electron Lett., Vol 45, pp 1035-1036,2010.
- Hemesh Yasotharan, Anthony chan carusone, "A Flexible Hardware Encoder for systematic Low density parity check codes", Midwest symposium on circuits and systems MWSCAS, pp 54-57, 2009.
- Dr. V.Nandalal and N.Sathish Kumar, "Performance Evaluation of Reconfigurable Circular Patch Antenna", International Journal of Advance Research Trends in Engineering and Technology, Volume 4, Issue 7 Pp-55 – 59.
- S C chae and Y O Park "Low complexity encoding of improved regular LDPC codes", IEEE 60<sup>th</sup> vehicular Technology conference, pp 2535 – 2539, 2004.

- Z Cal, J Hoa, P H Tan S Sun and P S chin, " Efficient Encoding of IEEE 802.11n LSPC codes", Electronics Letters, Vol 42, pp 1471-1472,2006
- C Gray, W Liu and C cavin, "Timing constraints for wave pipelined systems", IEEE Trans. Computer Aided design integrated circuits systems, vol 13, pp 987 – 1004,1994.
- William Y Ryan, "An introduction to LDPC codes", University of Arizona.
- Hayes David, "FPGA Implementation of a Flexible LDPC Decoder", University of Newcastle.

## AUTHORS PROFILE



**Dr. V.Nandalal** is currently working as Associate Professor in Department of Electronics & Communication Engineering, Sri Krishna College of Engineering & Technology, Coimbatore. He received his B.E degree in Electronics and Communication Engineering in University of Madras, Chennai, India and M.E degree in Anna University, Chennai, India and PhD degree in Anna University, Chennai, India. His current research interests include Wireless Communication, Antenna and Wave Propagation, Advanced Microwave Circuit and Systems. He is a Professional member of IEEE, IEICE.



**Mr. V. Anand Kumar** is currently working as Assistant Professor in Department of ECE in Sri Eshwar College of Engineering, Coimbatore. He is pursuing PhD in Anna University Chennai. He received M.E Degree in Applied Electronics from SSN, Anna University Chennai in 2010. He received the B.E degree in Electronics and Communication Engineering from JCET, Anna University Chennai, in 2008. His primary research interests include VLSI Signal Processing, FPGA implementation, channel coding. He is a Professional member of ISTE.



**Ms. M S Sumalatha** is currently a research scholar, Department of ECE, Sri Krishna College of engineering and Technology, Coimbatore. She is pursuing PhD in Anna University Chennai. She received M.E degree in computer science and Engineering from Government college of Engineering, Tirunelveli in 2013. She receives the B.Tech degree in Information Technology from Cochin University of Science and Technology in 2011. Her research interests focus on the area of WSN security Issues.