

Design, Implementation and Verification of Image Compression in High Speed DWT Algorithm for VLSI Applications

M.K. Deepa, Amay Shiva Naik, Rashmi Priyadarshini

Abstract--- The proposed DWT architecture for Image Compression targets the high-Speed processing improvement of DWT algorithm as compared to the existing architectures. It mainly includes line buffers, PIPO and lifting blocks. The methodology of using lifting scheme was to make architecture in a non-separable fashion and also to compute DWT algorithm at different resolutions. The RTL design will be coded via Verilog & synthesized using Xilinx ISE and vivado tools, targeted on Spartan-6. The proposed architecture is scalable which can be parameterized for any size $N(32,64,128,\dots,512)$. By the performance observation in the proposed architecture in terms of operating frequency for 128X128 image is 322.316 MHz implemented on spartan6 (xc6vhx565t-2ff1923) of FPGA board whereas it was seen in other architectures the maximum operating frequency was 254 MHz.

Keywords--- Proposed Architecture for DWT Algorithm, 2-D Image Compression, Verilog, QuestaSim, Xilinx ISE.

1. INTRODUCTION

The concept of transfer speed plays a vital role in data transmission which justify the need for compression for its improvement which in turn means to reduce the bandwidth of the data.

Among the all the transforms it is seen that DWT gives best results for image compression due to its multi-resolution feature i.e. frequency & time both domains can be included simultaneously.

The deriving of filter bank coefficients for the DWT algorithm can be performed in two ways.

One way is the old convolution methodology and the other is lifting scheme.

The proposed architecture is mainly targeting the speed improvement thus going for the lifting scheme methodology as it involves acceleration as well reduction of computational calculations required for the algorithm.

The proposed algorithm gives operating frequency of 322.316 MHz which is implemented on spartan6 (xc6vhx565t-2ff1923) of FPGA board which in turn shows the improvement as compared to previously proposed architectures.

The following figure 1 shows the results of different architectures implanted for similar application.

References	Architecture Content
Sugreev Kaur and Rajesh Mehra, "High Speed and Area Efficient 2D DWT Processor based Image Compression", Signal & Image Processing: An International Journal (SIPIJ)	Sugreev Kaur et al, proposed pipelined partially serial architecture to enhance the speed along with optimal utilization and resources available on target FPGA. This design can operate at maximum frequency 231 MHz in Spartan 3 FPGA by consuming power of 117mW at 28 degree/c junction temperature
Naseer M, Basheer and Mustafa Mushtak Mohammed, "Design and FPGA Implementation of a Lifting Scheme 2D DWT Architecture", International Journal of Recent Technology and Engineering (IJRTE)	Naseer et al, proposed architecture based on lifting scheme approach, using the (5/3) wavelet filter, which reduces the hardware complexity and size of the on-chip memory. This architecture consists of a control unit, a processor unit, two on-chip internal memories to speed up system operations, and an on-board off-chip external memory (Intel strata parallel NOR flash PROM). It operates at maximum speed of 62.767 MHz on Spartan 3E FPGA
Li Bao Feng, Dou Yong and ShaoQiang, "Deeply Parallel Architecture for Lifting based 2D DWT in JPEG 2000", The Sixth IEEE International Conference on Computer and Information Technology	Li Bao-Feng et al, proposed a parallel architecture for 2D DWT with two rows and two columns processors. It takes 3N+2 buffers to store intermediate data and operates at maximum of 145.54MHz on Altera Stratix II FPGA.

Figure 1: Previously Proposed Architectures

2. PROPOSED ARCHITECTURE

In the VLSI domain the ability of signal analysis decides the popularity of the tool, the DWT has already made the mark about its effectiveness.

The efficiency of the design is completely dependent upon the deciding of filter coefficients. The filter implementation is done via poly-phase structure using distributive arithmetic (DA) technique.

The LUT architecture in turn implements DA. The RTL design was targeted on to Xilinx Spartan3A and Spartan6 DSP.

Revised Version Manuscript Received on 14 February, 2019.

M.K. Deepa, School of ECE, Reva University, Bangalore, India.
(e-mail: deepavanajakshi@gmail.com)

Amay Shiva Naik, School of ECE, Reva University, Bangalore, India.
(e-mail: naikamay12@gmail.com)

Rashmi Priyadarshini, School of ECE, Reva University, Bangalore, India. (e-mail: rashmipriyadarshini@reva.edu.in)






Figure 2: DWT Proposed architecture

Wavelet Transforms on images

Input image for compression: 512x512 grayscale image

If we look at the architecture figure the image is itself taken in the form of input data. An image in terms of numbers is the log file which is in turn acts as the datain. Both the processor has built-in filters one high pass and the other is low pass. The filters will generate outputs based on the frequency selection on their ends. The outputs from the row processor is forwarded to the vertical processor which also consist of both filters low pass and high pass who generate four outputs namely low-pass-low-pass, low-pass-high-pass, high-pass-low-pass & high-pass-high-pass. The aim of compressing the data lend us the concept to only take low-pass-low-pass output end for consideration. The output ends from vertical justify the first level of decomposition which is shown in figure 3.



Figure 3: Base Image and its first level Decomposition

Top Level Architecture of DWT

Memory block

The whole scenario is being expertise by the controller from the beginning of the data in to the output ends. The intermediate output end generated by the row processor requires some amount of memory storage, thus a dual port ram block is taken to serve that purpose. The memory block is divided in two halves to store even and odd samples which are generated via address manipulation. Read & write operation are driven via controller.




Figure 4: Image Decomposition Architecture

Poly phase structure of the input sample

By using poly-phase structure we intend to improve the efficiency i.e. by utilizing parallelism. In the end we need to split input samples into odd & even which can be realized as per the derived odd & even coefficients of the filter. Below figure illustrates poly-phase structure.




Figure 5: Poly-Phase decomposition structure

Choosing the effective coefficients will improve the DWT design. We use the filter design tool for deriving the coefficients values, since the values are in decimals, we need to use either floating point or fixed point to convert them into data which can be simulated i.e. in binary, hexa-decimal format etc. By comparison floating point is slower because of its complexity & hardware requirements thus we use fixed point instead. Fixed point is just multiplying 2^N where n is fixed by the user and the decimals are converted into needed data same at the receiving end previous values can be retrieved back. Below figures shows some filter coefficients derived by the tool.

Low Pass Filters				High Pass Filters			
Taps	Even phase	Taps	Odd phase	Taps	Even phase	Taps	Odd phase
	G_{0even}		G_{0odd}		H_{0even}		H_{0odd}
4	0.60294	3.5	0.26686	2.4	1.11150	3	-0.59127
2.6	-0.07822	1.7	-0.01686	0.6	-0.05754	1.5	0.09127
0.8	0.02674						

Figure 6: Filter coefficient table

Micro architecture of DA

Adder Tree Implementation of DA

Computations are inherently bit-serial. For a B-bit input, it takes B clock cycles to cipher one output. Thus, this serial distributed arithmetic (SDA) filter encompasses a low output. The speed will be inflated by partitioning the input words into smaller words and process them in parallel.



Because the similarity will increase, the output will increase proportionately, and then will the quantity of LUTs needed.

Filters are often designed specified many bits of the input are processed during a clock amount. Partitioning the input word into M sub-words needs M-times as several memory LUTs and this will increase the storage necessities. But currently a brand-new output is computed each B/M clock cycles rather than every B cycle. a completely parallel district attorney (PDA) filter is achieved by factorization the input into single bit sub-words that achieves most speed. a brand-new output is computed each clock cycle. This methodology provides exceptionally superior, however comes at the expense of multiplied FPGA resources. Figure nine shows a parallel district attorney design for Associate in Nursing N-tap filter with 4-bit inputs.




Figure 9: Adder Tree and parallel Implementation of DA

Row & Column processing Structure

The processing unit consist of two blocks mainly to store high-pass & low-pass samples separately, the coefficients linked within the filters are even & odd values which help in distinguishing odd & even output ends at the processing unit. The memory storage is for the storing row output ends so that it can be passed on later, the whole methodology is directed by the controller. The row unit generate two output ends. After the row processing its output ends are passed to the column processing unit which also comprises of similar structure as row processing unit. The column unit generates four outputs end among which low-pass-low-pass is preferred output for decomposition. Together completion from row to column unit will signify first level of decomposition. Figure 10 & 11 shows the architecture of row & column unit resp.




Figure 10: Micro-architecture of row processing




Figure 11: Column processing unit

Pin Description of Top Module




Figure 1: Pin Diagram of Top Module

RESULTS AND DISCUSSIONS

3. CONCLUSION

Simulation Wave Form of Filtered Values




Figure 2: Simulation Wave form of DWT Top Module

RTL simulated values Imported and plotted in MATLAB



Device Utilization Summary (estimated values)			
Logic Utilization	Used	Available	Utilization
Number of Slice Registers	2891	70840	0%
Number of Slice LUTs	2737	35420	0%
Number of fully used LUT-FF pairs	914	2814	31%
Number of bonded IOBs	84	720	11%
Number of Block RAM/FIFO	8	912	0%
Number of BUFG/BUFFCTRL/BUFFCEs	1	248	0%

Fig. 14: Device utilization summary for 128x128

The proposed architecture is synthesized on Xilinx FPGA target device using spartan6 (xc6vhx565t-2ff1923). The Modelsim simulation results and MATLAB validation plots are shown above figure 13. A separate Matlab verification code is written enabling it to read image and convert the image pixel to a text-based log-file which is feed into the testbench for the Verilog code and also to read the Verilog output to display the compressed image results. display the images.

The Code developed for the proposed DWT design was a parameterized one which supports 32x32, 64x64, 128x128, 256x256, 512x512 and it can be scaled even higher, the synthesis was carried out on Xilinx ISE which resulted an operating maximum frequency of 322.316MHz for 128x128 image and 297.60Mhz for a 512x512 image which is the improvement over the previously obtained results as shown in the reference table of figure 1.

REFERENCES

1. S.G. Mallat, "A Theory for multiresolution signal decomposition", IEEE Transaction on Pattern Analysis and Machine Intelligence, Vol. 11, no. 7, pp. 674-693, July 1989.
2. Daubechies I and Sweldens W, "Factoring Wavelet Transforms into Lifting Schemes", J. Fourier Analysis and Applications, Vol.4, pp. 247- 269, 1998.
3. Sugreev Kaur and Rajesh Mehra, "High Speed and Area Efficient 2D DWT Processor based Image Compression", Signal & Image Processing: An International Journal (SIPIJ), vol. 1, no. 2, December 2010.
4. Naseer M, Basheer and Mustafa Mushtak Mohammed, "Design and FPGA Implementation of a Lifting Scheme 2D DWT Architecture", International Journal of Recent Technology and Engineering (IJRTE), vol. 2, no 1, March 2013.
5. B Eswara Reddy and K Venkata Narayana, "A Lossless Image Compression Using Traditional and Lifting Based Wavelets", Signal & Image Processing: An International Journal (SIPIJ), vol. 3, no. 2, April 2012.
6. A.HasnaJayaraj and U. Kidavu "Design and Implementation of Lifting Based 2-D Discrete Wavelet Transforming FPGA", International Journal of Advanced Information and Communication Technology (IIAICT), Vol. 1, no. 3, July 2014.
7. G.ChenchuKrishnaiah et al., "Efficient Image Compression Algorithms Using Evolved Wavelets", International Journal of Systems and Technologies, Vol. 4, no. 2, pp. 127-146, 2011.
8. Li Bao Feng, Dou Yong and ShaoQiang, "Deeply Parallel Architecture for Lifting based 2D DWT in JPEG 2000", The Sixth IEEE International Conference on Computer and Information Technology, pp. 178, September 2006.
9. B. Sivachandramahalingam, Pranav priyadarshi prince, and Ganga Shankar kumar, "Novel Bi-Orthogonal Filter Coefficient Wavelet Transform for Image Compression", International Journal of Advanced Research in Electrical, Electronics and Instrumentation Engineering, vol. 3, no. 3, April 2014.
10. Anand Darji, S.N.Merchant and A. N. Chandorkar, "Efficient Pipelined VLSI Architecture with Dual Scanning Method for 2D Lifting Based Discrete Wavelet Transform", IEEE International Symposium on Integrated Circuits, pp. 329-331, 2011.



11. Sanjay H dhabole, Virajit A, and Johan, “Efficient Lossy Image Compression using adaptive directional lifting based 9/7 wavelet”, International Journal of Emerging Technologies in Computational and Applied Science (IJCSN), pp. 5-11, 2012.
12. Yamini S.bute and R.W. Jasutkar, “Implementation of Discrete Wavelet Transform Processor for Image Compression”, International Journal of Computer Science and Network (IJCSN), vol. 1, no 3, June 2012.
13. Yeong-Kang lai, Lien-Fei Chen, and Yui-Chih Shih, “A High Performance and Memory Efficient VLSI Architecture with Parallel Scanning Method For 2-D Lifting Based Discrete Wavelet Transform”, IEEE Transactions on Consumer Electronics, vol. 55, no. 2, pp. 400- 407, 2009.
14. Vidyadhar Gupta, and Krishna Raj, “An Efficient Modified Lifting Based 2-D Discrete Wavelet Transform Architecture”, First International Conference on Recent Advances in Information Technology, pp. 832-837, March 2012.
15. Anand Darji, Shubham Agarwal, Ankit Oza, vipulsinha, adityaverma, S. N. Merchant and A. N. Chandorkar, “Dual Scan Parallel Flipping Architecture For Lifting-Based 2-D DWT”, IEEE Transactions on Circuits and Systems-II, vol. 61, no. 6, pp. 433-437, June 2014.
16. Wei Zhang, Zhe Jiang, Zhiyugao, and Yanyanliu, “An Efficient VLSI Architecture for Lifting Based Discrete Wavelet Transform”, IEEE Transactions on Circuit and systems-II, vol. 59, no. 3, March 2012.
17. Bing-Fei Wu and Chung-fulin, “A High Performance and Memory Efficient Pipeline Architecture For the 5/3 and 9/7 Discrete Wavelet Transform of JPEG 2000 Codec”, IEEE Transactions on Circuits and Systems for Video Technology, Vol. 15, no. 12, pp. 1615-1628, December 2005.
18. M. Nagabhushanam, P.Kumar, and S. Ramachandran, “FPGA Implementation of 1D and 2D DWT Architecture using Modified Lifting Scheme”, WSEAS Transaction on Signal Processing, Vol. 9, Issue 4, October 2013.