

A Novel Eleven-Level Inverter Employing One Voltage Source and Reduced Components as High Frequency AC Power Source

D.Rajalakshmi, R.Mahalakshmi, K.Praveenraj

Abstract: This work is based on a multi-level inverter novel technique for multilevel output voltage. The implementation of this topology is built on capacitor switching method and the output levels count is calculated from the sum of capacitor switching cells. One DC voltage source or from solar panel is used and the capacitor voltage balancing problem can be avoided. This model can be enhanced with higher rating and also it has simple gate driver circuit due to reduced number of switches. Operating norm of this multilevel inverter and modulation techniques are also presented and performance of the inverter with existing technology is also discussed with proposed work. The proposed eleven level multilevel inverter is modeled using Matlab/simulink and results are presented, also compared with existing reduced level inverter topology.

Key words: Multi level inverter, AC power source, simulation

I. INTRODUCTION

Most of the industrial applications and energy sources are renewable such as photovoltaic, wind, and fuel cells. Typical three-level inverters have difficulty to meet the requirements for sinusoidal waveforms and reduced distortion factor [1]. So for high power quality conditions multilevel inverters can be used as an alternative [2]. Approximate sinusoidal staircase output voltage waveforms, decreased change in voltage stresses and operation with low switching frequency stress are the important features of this multilevel inverter[3][4].

Multilevel inverters is receiving more attention because of the quality output. As a result different topologies which are classified into the 3 categories such as neutral point clamped, H-bridge cascade, flying capacitors and wide variety of control strategies are introduced. Such inverters are playing very major role.

For high quality ac power supplies and motor drives, some multilevel inverter topologies are introduced which cannot be qualified to the traditional system and mentioned 3 classifications [5]. A topology is proposed with multiple detached dc voltage sources are required still. Coupled-inductor technique is used in multilevel inverter. These structures are simplified but expansion is difficult to higher levels applications. But proposed multilevel topology can be extended [6]. But the usage of excess number of active devices leads increased cost and component numbers in

terms of gate driver circuits and the overall system. Also SC technique, a novel multilevel inverter topology can be connected to a multilevel DC-DC converter and a full bridge converter [7][8].

With the proposed topology, one DC voltage source is desired and other difficulties such as balancing of voltage, active switches count and complex gate driver circuits can be avoided. The key point of topology is the DC-DC conversion section which is calculated by the SC cells [9]. Each single SC cell consists of a capacitor, two diodes and an active switch. At the same time, the levels of output voltage of this inverter could be varied by employing different number of SC cells flexibly.

II. SYSTEM MODEL & CONTROL STRATEGY

The proposed eleven Level multi-level inverter block diagram is shown in Fig 1




Fig 1. Proposed 11 level multi-level inverter

III. CIRCUIT DESCRIPTIONS AND STATE ANALYSIS

This inverter is developed with combination of full bridge inverter and a DC-DC multilevel converter. Here DC-DC converter consists of the 9 switches [10]-[12], it gives eleven voltage levels according to states of switches. On this multilevel inverter, based on the H bridge operation,

Revised Version Manuscript Received on 22 December, 2018

Dr.D.Rajalakshmi, Associate Professor, Kumaraguru college of Technology,Coimbatore,Tamil Nadu,India

Dr.R.Mahalakshmi, Professor, Kumaraguru college of Technology,Coimbatore,Tamil Nadu,India

K.Praveenraj, PG Scholor, Electrical Electronics Engineering, Kumaraguru college of Technology,Coimbatore,Tamil Nadu,India

a sum of eleven voltage stages can be formed, i.e. $0, \pm V_{in}, \pm 2V_{in}, \dots, \pm(n+1)V_{in}$. The following assumptions have been made without loss of analysis of output.

--The switched capacitors value C_i are high enough and so that negligible voltage swells across them.

--Each switching device in this inverter are ideal, lead to negligible on-state-run voltage potential and resistance.

--The power source in input side V_{in} should be ideal, lead to constant and no sequence impedance.

A. First Level Output

When the switch Q_5 is switched on and Q_i ($i=1, 2,3,4$) is switched off, at the same time diodes D_1,D_2,D_3,D_4 are conducting and the capacitance are charging (C_1,C_2,C_3,C_4). For the H bridge, switches S_1 and S_4 are switched on instantaneously S_2 and S_3 are maintained off state. The voltage V_{in} is from the input power connected to load directly.

B. Second level output

When the switch Q_1 is switched on Q_i ($i= 2,3,4,5$) is switched off, at the same time diodes D_3,D_4 are in conducting and the capacitances (C_1,C_2,C_3,C_4) are charging. For the H bridge, switches S_1 and S_4 are switched ON whereas S_2 and S_3 maintained as OFF state. The voltage V_{in} is from the input power directly connected to the load.

C. Third level output

When the switch Q_1 and Q_2 are switched on and Q_i ($i=3,4,5$) is in off then diodes D_2,D_3,D_4 are in conduction state and the capacitance C_3,C_4 are charging. For the H bridge, switches S_1 and S_4 are switched on whereas S_2 and S_3 maintained in off state. The voltage V_{in} is produced by the input power feed the load directly.

D. Fourth level output

When the switch Q_1,Q_2 and Q_3 are switched on and Q_i ($i=4, 5$) are in off state then diodes D_1,D_2,D_3,D_4 are in conduction state and the capacitance C_2,C_3,C_4 are charging. For the H bridge, switches S_1 and S_4 are switched on whereas S_2 and S_3 maintained in off state. The voltage V_{in} is developed by the input power feed the load directly.

E. Fifth level output

When the switch Q_1,Q_2,Q_3 and Q_4 are switched on and Q_5 is in off then diodes D_1,D_2,D_3,D_4 are conducting and the capacitances C_1,C_2,C_3,C_4 are charging. For the H-bridge, switches S_1 and S_4 are switched on whereas S_2 and S_3 are maintained as OFF state. The voltage V_{in} is developed by the input power directly connected to load. Fig. 2 to Fig.6 show the connection diagram of all levels.




Fig 2. First level output




Fig 3. Second stage output




Fig 4. Third stage output




Fig 5. Fourth stage output




Fig 6. Fifth level output



Voltage level	S1	S2	S3	S4	Q1	Q2	Q3	Q4	Q0 or Q5
5Vdc	1	1	0	0	1	1	1	1	0
4Vdc	1	1	0	0	1	1	1	0	0
3Vdc	1	1	0	0	1	1	0	0	0
2Vdc	1	1	0	0	1	0	0	0	0
1Vdc	1	1	0	0	0	0	0	0	1
0	1	0	0	0	0	0	0	0	1
0	0	1	0	0	0	0	0	0	1
-1Vdc	0	0	1	1	0	0	0	0	1
-2Vdc	0	0	1	1	1	0	0	0	0
-3Vdc	0	0	1	1	1	1	0	0	0
-4Vdc	0	0	1	1	1	1	1	0	0
-5Vdc	0	0	1	1	1	1	1	1	0

Table 1: Working States Combination For The Proposed Inverter

Table 1 explains the on and off conditions of the switches corresponding to the voltage level.

IV. MODULATION STRATEGIES

To produce the output voltage of multilevel inverters, different modulation strategies are used and it made output as close as possible to the sinusoidal waveform .It is shown in Fig. 7




Fig 7 Eleven level output




Fig 8 Pulses for inverter

MODES	U	Proposed	Existing
Component Parameters	Forward voltage drop across diodes (VD)	0.8V	0.3V
	On state resistance of switches (Ron)	1mΩ	4.8mΩ
Circuit Parameters	Capacitance value	4700μf	1000μf
	Input DC source (Vdc)	30V	60V
	Output frequency (Fo)	50HZ	1KHZ
	Load impedance (ZL)	100Ω	32Ω

Table 1 Simulation parameters




Fig 9 Pulses for Q1 to Q5




Fig. 10 Simulink model of novel eleven multi-level inverter with one AC source with reduced components.

The Fig 8 and 9 show the pulses given to inverter and switches Q1 to Q5. A converter topology with only voltage source, 9 switches and a flying capacitor was proposed [13]. It can produce output at a anticipated level such as 1/3Vdc when the normal frequency modulation strategy keeps the capacitor voltage with eleven levels exactly. A step-up multilevel topologies which is in series based on switched-capacitor (SC) techniques is proposed

V. SIMULATION MODEL

Fig. 10 shows the simulink model of novel eleven multi level inverter with one AC source with reduced components.

VI. RESULTS & DISCUSSIONS

The matlab model is constructed for existing nine level and proposed eleven level. The results are compared and specifications are shown in Table 2 and in Table 1

PARAMETER	9 LEVEL INVERTER	11 LEVEL INVERTER
Peak voltage	124V	172V
Peak current	2.150A	1.175A
THD Value	9.78%	7.58%
Nsource	1	1
Ncap	2	4
Nswitch	9	9
Ndiode	2	8

Table 2 Comparison of proposed system

High frequency AC Source can be introduced, here 50 Hz standard frequency is used. It can also be implemented at low frequency and step level increased from nine levels to eleven levels with some modification in design and it leads to reduced harmonics

The input dc source with load through multilevel inverter with control technique has been supported using matlab/simulink.

The input DC voltage is shown in Fig.11. In this constant power supply is given by the help of DC sources. (solar or Batteries)

The voltage across the H-bridge is shown in Fig.12. The input voltages will be increased according to the requirements.

The five level in the output is observed. Output voltage of the multi-level inverter is shown in Fig.13. The load current is shown in Fig.14.

If the load is resistor, then the output voltage and current are in phase. Voltage and current RMS values obtained are 85.17 V and 2.66 A respectively. For series RL load ($R_o = 24\Omega$, $L_o = 3.2mH$), thus the voltage leads current with an angle 40° , which is the impedance angle of the inductive load.



Fig 11 Input DC voltage




Fig 12 Output of H bridge inverter




Fig 13 Output voltage




Fig 14 Output current

VII. ANALYSIS OF THD VALUE

Integral multiple of the fundamental frequency are the harmonics. When the current and voltage are distorted from sinusoidal waveforms it indicates the harmonics presence. [14].

Total harmonic distortion values five level inverters (>10%) and nine level (>5%) are found to be high [15]. So eleven level inverter is proposed to reduce the total harmonic distortion and to make the output voltage more sinusoidal. Analysis of THD values are shown in the graph.

The number of level increases, THD can be reduced. In existing system THD is 9.78% and the proposed inverter THD is 7.58% FFT analysis is shown in Fig .15




Fig 15 FFT analysis of output voltage

VIII. CONCLUSION AND FUTURE SCOPE

In this paper switched-capacitor step-up multilevel inverter which consists of a multilevel DC-DC converter and full bridge is introduced. The DC-DC conversion contains multiple switched-capacitor cells. The output voltage level is varied flexibly by connecting numerous SC cells, It has been analyzed that this inverter gives eleven levels in the output using only 4 capacitors and 9 switches which are active devices. So it leads to the simple assembly and little cost of the gate driver circuits.

High switching and fundamental switching frequency modulation methods are discussed for this swapped capacitor multilevel inverter. The logic for Multi-carrier

modulating circuit is designed and modelled for the inverter using Matlab. With analysis of THD the performance and operation of this eleven level inverter are verified. In future it is extended to a level of output further and it can also be verified using experimental setup.[17] The optimization algorithm will be also introduced to improve the output performance further.[16].It can also be verified with solar system with different load conditions.[18]

REFERENCES

1. T. A. Meynard and H. Foch, "Multi-level conversion: High voltage choppers and voltage-source inverters," in Proc. IEEE 23rd Annu. Power Electron. Spec. Conf., Jun. 29–Jul. 3, 1992, vol. 1, pp. 397–403
2. J. Drobnik, "High frequency alternating current power distribution," Proceedings of IEEE INTELEC, pp. 292-296, 1994. P. Jain, H. Pinheiro, "Hybrid high frequency AC power distribution architecture for telecommunication systems," IEEE Trans. Power Electron., vol. 4, no.3, Jan. 1999.
3. B. K. Bose, M.-H. Kin and M. D. Kankam, "High frequency AC vs. DC distribution system for next generation hybrid electric vehicle," in Proc. IEEE Int. Conf. Ind. Electron., Control, Instrum. (IECON), Aug. 5-10, 1996, vol.2, pp. 706-712.
4. J. Rodriguez, J. S. Lai and F. Z. Peng, "Multilevel inverters: A survey of topologies, control, and applications," IEEE Trans. Ind. Electron., vol. 49, no. 4, pp. 724–738, Dec. 2002
5. R. Strzelecki and G. Benysek, Power Electronics in Smart Electrical Energy Networks. London, U.K., Springer-Verlag, 2008.
6. Babaei, "A cascade multilevel converter topology with reduced number of switches," IEEE Trans. Power Electron., vol. 23, no. 6, pp. 2657-2664, Nov. 2008.
7. S. Chakraborty and M. G. Simões, "Experimental Evaluation of Active Filtering in a Single-Phase High-Frequency AC Microgrid," IEEE Trans. Energy Convers., vol. 24, no. 3, pp. 673-682, Sept. 2009.
8. Zixin Li, Ping Wang, Yaohua Li, and Fanqiang Gao, "A Novel Single-Phase Five-Level Inverter With Coupled Inductors," IEEE Trans. Power Electron., vol. 27, no. 6, pp. 2716–2725, Jun. 2012.
9. M. Ben Smida and F. Ben Ammar, "Modeling and DBC-PSC-PWM Control of a Three-Phase Flying-Capacitor Stacked Multilevel Voltage Source Inverter," IEEE Trans. Ind. Electron., vol. 57, no. 7, pp. 2231–2239, Jul. 2010.
10. Y. Hinago and H. Koizumi, "A Switched-Capacitor Inverter Using Series/Parallel Conversion With Inductor Load," IEEE Trans. Ind. Electron., vol. 59, no. 2, pp. 878-887, Feb. 2012.
11. Sepahvand, Jingsheng Liao, M. Ferdowsi, K.A. Corzine, "Capacitor Voltage Regulation in Single-DC-Source Cascaded H-Bridge Multilevel Converters Using Phase-Shift Modulation," IEEE Trans. Ind. Electron., vol. 60, no. 9, pp. 3619-3626, Sep. 2013.
12. J. Pereda, J. Dixon, "Cascaded Multilevel Converters: Optimal Asymmetries and Floating Capacitor Control," IEEE Trans. Ind. Electron., vol. 60, no. 11, pp. 4784-4793, Nov. 2013.
13. J. Liu, K. W. E. Cheng and J. Zeng, "A Unified Phase-shift Modulation for Optimized Synchronization of Parallel Resonant Inverters in High Frequency Power Distribution System." IEEE Trans. Ind. Electron., vol. 61, no. 7, pp. 3232,3247, Jul. 2014.

14. Y. Ye, K. W. E. Cheng and J. Liu, "A Step-Up Switched-Capacitor Multilevel Inverter With Self-Voltage Balancing," IEEE Trans. Ind. Electron., vol. 61, no. 12, pp. 6672-6680. Dec. 2014
15. Buticchi, D. Barater, E. Lorenzani, C. Concari and G. Franceschini, "A Nine-Level Grid-Connected Converter Topology for Single-Phase Transformerless PV Systems," IEEE Trans. Ind. Electron., vol. 61, no.8, pp. 3951- 3960, Aug. 2014.
16. D.Rajalakshmi, "GA optimized converter topologies for PV system integrated with Microgrid" Asian Journal of Information Technology, vol. 15, no. 3, pp. 493-503, 2016
17. R. Kavitha et al., (2008) "Implementation of Novel Low Cost Multilevel DC-Link Inverter with Harmonic Profile Improvement", Asian Power Electronics Journal, Vol. 2, No. 3, PP- 158-162.
18. D.Rajalakshmi, et al., "A novel integrated approach of wind energy conversion systems With optimized matrix converter fed grid under different load conditions", International Journal of Pure and Applied Mathematics, Vol 117 No. 8, pp - 73-77, 2017.
19. K.S.Priyanka, G.Ravikumar, "Fake Biometric Detection Applied To Iris, Fingerprint, And Face Recognition By Using Image Quality Assessment", International Journal Of Innovations In Scientific And Engineering Research, Vol. 2, Iss.3, 2015, Pp.57-72.
20. Uma Maheswari. S, Vasanthanayaki.C, "Secure And Enhanced Information Encoding In MatrixBarcode", Journal Of Advanced Research In Dynamical And Control Systems, Vol. 9, Sp- 6, 2017, Pp.1926-1936.
21. S. Saravanakumar, V. Dinesh Kumar, "High Throughput Quaternary Signed Digital Adder Design For Portable Electronic Applications", International Journal Of Pure And Applied Mathematics, Vol. 116, No. 11, 2017, Pp. 61-69.