

# Review on: Low Power VLSI Design of Modified Booth Multiplier

Shweta S. Khobragade, Swapnali P. Karmore

**Abstract**— Low power VLSI circuits became very vital criteria for designing the energy efficient electronic designs for prime performance and compact devices. Multipliers play a very important role for planning energy economical processors that decides the potency of the processor. To scale back the facility consumption of multiplier factor booth coding methodology is being employed to rearrange the input bits. The operation of the

booth decoder is to rearrange the given booth equivalent. Booth decoder can increase the range of zeros in variety. Hence the switching activity are going to be reduced that further reduces the power consumption of the design. The input bit constant determines the switching activity part that's once the input constant is zero corresponding rows or column of the multiplier ought to be deactivated. When multiplicand contains more number of zeros the higher power reduction can takes place. So in modified booth multiplier high power reductions will be achieved.

**Keywords**—Digital signal processing(DSP); Carry Save Adder(CSA); Full Adder(FA), Column Bypass Multiplier(CBM)

## I. INTRODUCTION

Portable multimedia and digital signal processing (DSP) Systems, which typically require flexible processing ability, Low power consumption, and short design cycle, have Become increasingly popular over the past few years. Many Multimedia and DSP applications are highly multiplication Intensive so that the performance and power consumption of These systems are dominated by multipliers. The computation of the multipliers manipulates two input data to generate many partial products for subsequent addition operations, which in the CMOS circuit design requires many switching activities. Thus, switching activity within the functional unit requires for majority of power consumption and also increases delay. Therefore, minimizing the switching activities can effectively reduce power dissipation and increase the speed of operation without impacting the circuit's operational performance. Besides, energy - efficient. Multiplier is greatly desirable for many multimedia applications [6],[9]. Multiplication is an expensive and time consuming operation. The performance of many computational problems is dominated by the speed at which a multiplication operation can be executed [20]. This observation has for instance prompted integration of complete multiplication unit in state of art digital signal

processors and microprocessors. Multipliers are in effect complex adder.

Arrays. The analysis of multiplier is carried out to optimize the performance of complex circuit topologies. The simplest and most popular multiplication method is added and shift algorithm [21] . In parallel multipliers numbers of partial products to be added is the main parameter that determines the performance of multiplier.

The number of gates per chip area keeps on increasing, while the gate switching energy does not decrease at the same rate. So the power dissipation rises and removal of heat becomes difficult and expensive. The dynamic power of CMOS circuits is becoming a major concern in the design of devices. There are different multiplier structures which can be classified as Serial Multipliers, Parallel multipliers, Array multipliers, Tree multipliers and so on[24],[25]. Multipliers are categorized in relative to their architecture, applications, and the way of producing partial products and summing up of partial products to produce the final result.

Low power multipliers with high clock frequencies play an important role in today's digital signal processing [3],[5],[6]. Digital signal processing (DSP) is the technology at the heart of the next generation of personal mobile communication systems.

To reduce the power consumption of digital multipliers based on row by pass scheme a method was proposed[14]. Even though it eliminates redundant signal transitions using bypassing technique but it needs extra circuits. In an array multiplier, futile computations occur on those columns or rows of adder corresponding to zero bits in the input operands. To save the power, we must first disable the futile computation and second bypass results from the previous stage [8],[13]. The computation can be disabled by either freezing its inputs or gating the logic evaluation. The former approach requires either input gating or multiplexing circuits while the latter approach needs extra gating logic along the evaluation path. The output signal bypassing must be realized by a multiplexer.

## II LITERATURE SURVEY

### A. Array multiplier

Array multiplier is an efficient layout of a combinational multiplier. Multiplication of two binary number can be obtained with one micro-operation by using a combinational circuit that forms the product bit all at once thus making it a fast way of multiplying two numbers since only delay is the time for the signals to propagate through the gates that forms the multiplication array. With its good structure, this multiplier is based on the standard add and shift operations. Each partial product is generated by taking into account the multiplicand and one bit of multiplier each time.

Manuscript published on 30 June 2013.

\* Correspondence Author (s)

Shweta S. Khobragade\*, Electronics Department, G H Raisoni College Of Engineering, Nagpur., India.

Swapnali S. Karmore, Computer Science Department, G H Raisoni College of Engineering, Nagpur, India.

© The Authors. Published by Blue Eyes Intelligence Engineering and Sciences Publication (BEIESP). This is an open access article under the CC-BY-NC-ND license <http://creativecommons.org/licenses/by-nc-nd/4.0/>.

The impending addition is carried out by high-speed carry-save algorithm and the final product is obtained employing any fast adder – the number of partial products depends upon the number of multiplier bits.

Conclusion: Array Multiplier gives more power consumption as well as optimum number of components required, but delay for this multiplier is larger. It also requires larger number of gates because of which area is also increased; due to this array multiplier is less economical [17] [23]. Thus, it is a fast multiplier but hardware complexity is high [11].

**B. Wallace Tree Multiplier**

A fast process for multiplication of two numbers was developed by Wallace [21]. Using this method, a three step process is used to multiply two numbers; the bit products are formed, the bit product matrix is reduced to a two row matrix where sum of the row equals the sum of bit products, and the two resulting rows are summed with a fast adder to produce a final product. In this architecture, all the bits of all partial products in each column are added together to a set of counters in parallel without propagating the carries. Another set of counters reduces this new matrix until a two row matrix is generated. A fast adder is at the end produces the final result.

Conclusion: In the Wallace tree method, the circuit layout is not easy although the speed of the operation is high since the circuit is quite irregular [20]. Wallace tree styles are generally avoided for low power applications, since excess of wiring is likely to consume extra power.

**C. Baugh Wooley Multiplier**

Baugh-Wooley Two’s compliment Signed multipliers is the best known algorithm for signed multiplication because it maximizes the regularity of the multiplier and allow all the partial products to have positive sign bits[5]. Baugh–Wooley technique was developed to design direct multipliers for Two’s compliment numbers [9]. When multiplying two’s compliment numbers directly, each of the partial products to be added is a signed numbers. Thus each partial product has to be sign extended to the width of the final product in order to form a correct sum by the Carry Save Adder (CSA) tree.

Conclusion: According to the Baugh wooley approach, an efficient method of adding extra entries to the matrix is suggested to avoid negatively bits in the partial product matrix which results in extra circuitry and increase in power consumption.

**D. Braun Multiplier**

Braun multiplier is well known due to its regular structure. It is a simple parallel multiplier that is commonly known as carry save array multiplier. This multiplier is restricted to performing multiplication of two unsigned numbers. It consists of array of AND gates and adders arranged in iterative structure that does not require logic registers. This is also known as the non-additive multiplier since it does not add an additional operand to result of multiplication

Conclusion: One of the major disadvantages of the Braun’s multiplier is that the number of components required increases quadratically with the number of bits which will make the multiplier to be inefficient. It cannot stop the switching activity even if the bit Coefficient is zero that ultimately results in unnecessary Power dissipation.

**E. Booth Multiplier**

The Booth recoding multiplier is one such multiplier; it scans the three bits at a time to reduce the number of partial

products [19]. These three bits are: the two bit from the present pair; and a third bit from the high order bit of an adjacent lower order pair. After examining each triplet of bits, the triplets are converted by Booth logic into a set of five control signals used by the adder cells in the array to control the operations performed by the adder cells. The method of Booth recording reduces the numbers of adders and hence the delay required to produce the partial sums by examining three bits at a time. To speed up the multiplication Booth encoding performs several steps of multiplication at once. Booth’s algorithm takes advantage of the fact that an adder subtracted is nearly as fast and small as a simple adder.

Conclusion: The drawbacks of booth multiplier are number of add subtract operations and the number of shift operation becomes variable and becomes inconvenient in designing parallel multipliers. The algorithm becomes inefficient when there are isolated 1’s, which results in more power consumption due to large number of adders. summing the partially redundant partial products requires as much hardware as representing them in the fully redundant form . Along the evaluation path.

III. PROPOSED WORK

**A. Modified Booth Multiplier**

Booth encoding is a method of reducing the number of partial products required to produce the multiplication result. To achieve high-speed multiplication, algorithms using parallel counters like modified Booth algorithm has been proposed and used. This type of fast multiplier operates much faster than an array multiplier for longer operands because it’s time to compute is proportional to the logarithm of the word length of operands. By recoding the numbers that are to be multiplied, Modified Booth multiplier allows for smaller, faster multiplication circuits. The number of partial products is reduced to half, by using the technique of Booth recoding [10],[14]. Reduction in the number of partial products depends upon how many bits are recoded and on the grouping of bits.




Figure 1: Modified Booth Encoder

The grouping considers each three bits of the multiplier bits starts from the LSB bit and the first considers only two bits. From the next it considers three bits in which one bit will be overlapped on the previous group.






Figure 2: Grouping Of Bits From The Multiplier Term

Thus grouped multiplier will result in the production of bits between these five bits as follows as -2, -1, 0, +1, and +2. The advantage of this method is making the number of partial products into half of the multiplier term size by grouping.

Block	Re - coded digit	Operation
000	0	0
001	+1	+1
010	+1	+1
011	+2	+2
100	-2	-2
101	-1	-1
110	-1	-1
111	0	0

Table 1: Recoding Table




Figure 3: example of modified booth multiplier

IV. POWER CONSUMPTION IN CMOS CIRCUITS

Power is the most important parameter in digital circuits to fabricate chips and portable devices. CMOS technology is used in digital circuits due to its less power consumption. Power consumption in CMOS circuits can be divided into dynamic and static power consumption shown in eq (1).

$$P_s = \alpha F_{clk} V_{dd}^2 C_L + I_{sc} V_{DD} + I_{LEAKAGE} V_{DD} \dots\dots(1)$$

Where  $\alpha$  is the switching activity,  $f_{clk}$  is the clock frequency,  $C_L$  is the output capacitance,  $V_{DD}$  is the supply voltage,  $I_{sc}$  is the short circuit current, and  $I_{leakage}$  is the leakage current. In micrometer technology dynamic power is the dominant Parameter while in the submicron technology, leakage current is the most dominant parameter in total power. The concentration of this paper is on dynamic power reduction [9],[10],[13],[14].

V. BYPASSING TECHNIQUE

Dynamic power consumption can be reduced by bypassing method when the multiplier has more zeros in input data. To

perform isolation, transmission gates can be used, as ideal switches with small power consumption, propagation delay similar to the inverter and small area [3]. To study the proposed design we have consider column bypassing multiplier in which columns of adders are bypassed. In this multiplier, the operations in a column can be disabled if the corresponding bit in the multiplicand is 0. The advantage of this multiplier is it eliminates the extra correcting circuit [1].




Figure 4. A column-bypassing example

A. Column Bypassing Technique

Instead of bypassing rows of full adders, we propose a Multiplier design in which columns of adders are bypassed. In this approach, the operations in a column can be disabled if the corresponding bit in the multiplicand is 0. There are two advantages of this approach. First, it eliminates the extra Correcting circuit as shown in Fig. 8. Fig. 9 shows the modified FA is simpler than that used in the row-bypassing multiplier.




Figure 5. Column Bypassing Multiplier




Figure 6. Modified Full Adder Cell for Column Bypassing



VI. CONCLUSION

Considering all facts of the multipliers above, combinations of multiplier can give good result for operands which have greater number of bits. Its dynamic power saving is a main advantage in Low power VLSI design world with great battery backup. This work can be further extended with the analysis of power and area when considered for ASIC implementation.

REFERENCES

[1] Tushar V. More, Dr.R.V.Kshirsagar, "Design of Low Power Column Bypass Multiplier using FPGA" IEEE journal of solid-state, circuits, vol 31, pp 1535-1546, July 2011.

[2]. Shiann-Rong Kuang and Jiun-Ping Wang "Design of power efficient configurable booth multiplier" IEEE Trans. Circuits Syst. I Regular Papers vol. 57, no.3, pp. 568-580, March 2010.

[3] Rao P.V and Cyril Prasanna Raj and S. Ravi, "VLSI Design and Analysis of Multipliers for Low Power", Fifth International Conference on Intelligent Information Hiding and Multimedia Signal Processing, 2009.

[4] Padmanabhan Balasubramanian and Nikos E. Mastorakis, "High Speed Gate Level Synchronous Full Adder Designs," WSEAS TRANSACTIONS on CIRCUITS and SYSTEMS Issue 2, Volume 8, pp 290-300, February 2009.

[5] A. Dandapat, S. Ghosal, P. Sarkar, D. Mukhopadhyay (2009), "A 1.2-ns16×16-Bit Binary Multiplier Using High Speed Compressors", International Journal of Electrical, Computer, and Systems Engineering, 2009, 234-239

[6] C. N.Marimuthu1, P. Thangaraj2,"Low Power High Performance Multiplier" ICGST-PDCS, Volume 8, Issue 1, December 2008

[7] Sanjiv Kumar Mangal,Rahul M.Badghare,"FPGA Implementation of Low Power Parallel Multiplier",10th International Conference on VLSI Design,2007.

[8] X. Chang, M. Zhang, G. Zhang, Z. Zhang, and J. Wang, "Adaptive clock gating technique for low power IP core in SOC design," in Proc. IEEE Int. Symp. Circuits Syst., May 2007, pp. 2120–2123

[9]. T.-B. Juang and S.-F. Hsiao, "Low-power carry-free fixed-width multipliers with low-cost compensation circuit," IEEE Trans.5 Circuits Syst.II, Analog Digit. Signal Process. vol. 52, no. 6, pp. 299–303, Jun. 2005

[10] Yingtao Jiang, Abdulkarim Al-Sheraidah, Yuke Wang, Edwin Sha, and Jin-Gyun Chung, "A Novel Multiplexer-Based Low-Power Full Adder," in IEEE transactions on circuits and systems vol. 51, no. 7, July 2004.

[11] "A Novel Parallel Multiply and Accumulate (V-MAC) Architecture Based On Ancient Indian Vedic Mathematics" Himanshu Thapliyal and Hamid Rarbania,july 2004

[12] K. J. Cho, K. C. Lee, J. G. Chung, and K. K. Parhi, "Design of low error fixed-width modified booth multiplier," IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 12, no. 5, pp. 522–531, May 2004.

[13] Oscar T. -C. Chen, Sandy Wang, and Yi-Wen Wu, "Minimization of Switching Activities of Partial Products for Designing Low-Power Multipliers", IEEE Transactions on VLSI Systems, vol. 11, no. 3, June 2003.

[14] Ohban,J, V.G. Moshnyaga, and K. Inoue, "Multiplier energy reduction through bypassing of partial products," Asia-Pacific Conf.on Circuits and Systems. vol.2, pp. 13-17, 2002.

[15] Zhijun Huang and Milos D. Ercegovac, – Two-Dimensional Signal Gating for Low-Power Array Multiplier Design|| , IEEE Conference Proceedings, 2002

[16]. T. Kitahara, F. Minami, T. Ueda, K. Usami, S. Nishio, M. Murakata, and T. Mitsuhashi, "A clock-gating method for lowpower LSI design," in Proc. Int. Symp. Low Power Electron. Des., Feb. 1998, pp. 07–312.

[17] Jorn Stohmann Erich Barke, "A Universal Pezaris Array Multiplier Generator for SRAM-Based FPGAs" IMS- Institute of Microelectronics System, University of Hanover Callinstr, 34,D-30167 Hanover,Germany,1997

[18] Issam S. Abu-Khater, Abdellatif Bellaouar, and M. I. Elmasry, "Circuit Techniques for CMOS Low-Power High-Performance Multipliers", IEEE journal of solid-state, circuits, vol 31,pp 1535-1546, 1996.

[19] C. R. Baugh and B. A. Wooley, .A two.s complement parallel array multiplication algorithm., IEEE Trans. Comput., vol. C-22, pp. 1045-1047, Dec. 1973

[20]. L. Dadda, "Some schemes for parallel multipliers," Alta Freq., vol. 34,pp. 349–356, May 1965.

[21]. C.Wallace, "A suggestion for a fast multiplier," IEEE Trans. Electron.Comput., vol. EC-13, no. 1, pp. 14–17, Feb. 1965

[22] N. H. E. Weste, and K.Eshraghain, "PRINCIPLES OF CMOS VLSI Design, A Systems Perspective," Pearson Education, 2010.

[23] M. Morris Mano, "Digital Design" – Third Edition, Prentice Hall of India private limited, 2006..

[24] Anantha. P. Chandrakashanan, R. Brodersen, —Low Power Digital CMOS Designl, Kluwer. Academic Publisher, 1996.

[25] I Koren, Computer Arithmetic Algorithms, Prentice Hall, Englewood Cliffs, New Jersey, 1993



Shweta s khobragade Mtech Vlsi From G H Raisoni College Of Engineering.Nagpur



Swapnili karmore, Professor ,Department of Computer Science,G H Raisoni College Of Engineering,Phd Pursuing Has Upto 23 Publications National And International Doing Research Work on Android Has Membership of IEEE And ACM And Got Shiksha Ratan Pursaskar..