

FPGA Modeling of IEEE754-2008 Standard for Financial Transactions

P.Anil kumar, V.Narasimha Nayak, Fazal Noorbasha

Abstract:-Financial transactions are specified in decimal arithmetic. Until the introduction of IEEE 754-2008, specialized software hardware routines were used to perform these transactions but it incurred a penalty on performance. There is a need for accurate analysis of these solutions on representative DFP benchmarks. This Work uses a single precision evaluation of decimal numbers .In this paper we are taking decimal numbers and converting them into to normalization form and then finally to floating point in order to do our calculation like [addition, subtraction, multiplication, division] by using this method there is a scope of increasing accuracy of evaluation of decimal numbers, we also presented the performance analysis that gives the average number of cycles for common DFP operations and the total number of each DFP operation in each benchmark, and highlights the trade-offs between using 64-bit and 128-bit DFP operands for both binary and decimal significant encodings.

Keywords: Decimal Floating Point (DFP), Field Programmable Gate arrays (FPGA), Floating Point (FP).

I. INTRODUCTION

Traditionally, calculations in the financial world are specified in decimal arithmetic many early computers used decimal arithmetic at the hardware level, but binary computing in hardware soon took over after Von Neumann et al. pointed out the advantages of simplified hardware. Our work is based on examination of the error which is defined as the difference between the answer produced using arbitrary precision decimal arithmetic, and that produced by the IEEE754 binary arithmetic, after financial rounding rules are applied. In 2008, the IEEE Standard 754-1985 was revised to define standards for decimal floating-point arithmetic (IEEE 754-2008, ISO/IEC/IEEE 60559:2011) , yet most general purpose computers still implement binary arithmetic. Decimal calculations are natural to human beings and have been the standard basis for numerical calculations for thousands of years. With the advent of the computer age ,binary number systems have become popular because of the ease with which binary computational mechanisms can be implemented with physical devices However, binary numerical calculations are not adequate for many applications, particularly for transaction processing where correctly rounded decimal calculations are required for financial transactions. In 2008, the IEEE ratified IEEE-754-2008 Standard for Floating-Point Arithmetic which contained a format and specification for performing decimal floating-point (DFP) arithmetic.

Manuscript published on 30 April 2013.

* Correspondence Author (s)

P.Anil kumar, (VLSI Research Group, Department of Electronics & Communication Engineering, KL University, Guntur, India.

V.NarasimhaNayak, (VLSI Research Group, Department of Electronics & Communication Engineering, KL University, Guntur, India.

Fazal Noorbasha, (VLSI Research Group, Department of Electronics & Communication Engineering, KL University, Guntur, India.

© The Authors. Published by Blue Eyes Intelligence Engineering and Sciences Publication (BEIESP). This is an [open access](http://creativecommons.org/licenses/by-nc-nd/4.0/) article under the CC-BY-NC-ND license <http://creativecommons.org/licenses/by-nc-nd/4.0/>

Since the ratification of the new IEEE standard, there has been a significant amount of work in the area of DFP hardware .In 2006, IBM introduced DFP execution using millicode support on their z9 Enterprise server.In 2007, IBM released the first DFP hardware accelerator on its Power platform, and in 2008, DFP hardware support was made available on the z10 Mainframe These accelerators were considerably faster than traditional software solutions but were designed to minimize area.

Consequently, they were not pipelined. Other pursuits were made in academia such as , but utilized software traps for special cases the hardware did not support .This paper describes the DFP Accelerator on the IBMzEnterprise-196 (z196) processor, which is the first fully IEEE compliant pipelined DFP execution unit available in a commercial product. The DFP Accelerator also executes the fixed-point decimal instructions critical on many commercial transaction work loads. Financial calculations are specified in decimal, and significant rounding errors may occur due to conversion to from the binary representation. For example, the binary representation of 0.1 lies strictly between two binary floating-point numbers and cannot be exactly represented by either of them so it is approximated $1-1001100110011001100110011001100110011001100110011001101010 \times 2^{-4}$ in IEEE 754 double precision, which when converted back to decimal gives 0.1000000000000000-555115123126.Since the ratification of the new IEEE standard, there has been a significant amount of work in the area of DFP hardware. In 2006, IBM introduced DFP execution using millicode support on their z9 Enterprise server.In 2007,IBM released the first DFP hardware accelerator on its Power platform , and in 2008, DFP hardware support was made available on the z10 Mainframe These accelerators were considerably faster than traditional software solutions but were designed to minimize area. Consequently, they were not pipelined. Other pursuits were made in academia such as , but utilized software traps for special cases the hardware did not support.

II. FINANCIAL CALCULATIONS ON FINITE PRECISION MACHINES

The IEEE 754 floating point standard defines the rules for the approximation of real numbers in finite precision machine,as well as for arithmetic operations like addition, subtraction, multiplication, division, etc. Floating-point representations of a number define a base β and a precision p . IEEE 754-1985 is a binary standard where $\beta \frac{1}{2} 2$ and $p \frac{1}{4} 24$ (7.22 decimal digits) for single precision and $p \frac{1}{4} 53$ (15.95 decimal digits)for double precision. Length of a word in single precision is 32 bits, 23 bits for the significant, and 8 bits for the exponent and 1 sign bit.



In double precision a word is 64 bits long, 52 bits for the significant, and 11 bits for the exponent and 1 sign bit. In 2008 this standard was updated to IEEE 754-2008, where the radix can be either 2 or 10. IEEE 754-2008 defines the interchange formats, rounding algorithms, operations, and exception handling.

Whenever the result of an operation is inexact then by default IEEE standards rounding rule approximates the answer to the nearest representable number. There are two rounding to nearest schemes for this. The standard defines three other rounding modes, called directed roundings.




Fig. 1. A payer and payee—single sided.

amount is added to the payee, in the payee’s currency. Intermediate calculations and representations may be in either double precision binary or exact decimal arithmetic. This financial model, while simplified, is adequate for obtaining insight.

III. Single Node

An account in a bank can act as a payer or a payee, and the transactions are withdrawals and deposits. The transaction amount Δ could be an arbitrary real value based on some calculations like interest payment. This amount Δ may not be exactly representable if IEEE 754 standard for binary arithmetic is used. In this case, we are interested in ε, the error in the capitalization (difference between the exact value, and that calculated using IEEE 754 followed by currency specific rounding methods) at the node X (payer) or Y (payee) as shown in Fig. 1. For computing this in exact decimal arithmetic, we have the relations between the initial and final quantities as shown. Let Xi and Yi represent the initial balance amount at payer node and payee node, respectively.

$$X_f = \rho_c(X_i - \rho_c(\Delta))$$

$$Y_f = \rho_c(Y_i + \rho_c(\Delta))$$

For calculations in double precision, we have an initial step where the decimal account balances are converted from their exact decimal values. Carets are used to refer to binary approximations of decimal quantities’

$$X^{\wedge}_i = \epsilon_x(X_i)$$

$$Y^{\wedge}_i = \epsilon_y(Y_i)$$

$$\Delta^{\wedge} = \epsilon_r(\rho_c(\Delta))$$

$$X_f = \rho_c(\epsilon_x(X^{\wedge}_i - \Delta^{\wedge}))$$

$$Y_f = \rho_c(\epsilon_y(Y^{\wedge}_i + \Delta^{\wedge})),$$

The computations are in accordance to IEEE 754 standards and include any IEEE 754 specific rounding as the operands are binary numbers.




Fig. 2. A payer and payee—single sided.

3.1 A Transaction Pair

A pair of accounts transacting with each other forms a transaction pair. The nodes of the pair may have the same base currency, in which case the transactions are single currency transactions, or they could have different base currencies, where the transactions are multicurrency. Of interest here are the errors in the capitalization of the payer, X or the payee, Y or the total, X+Y. If the base currency of both payer and payee is same (c) as shown in Fig. 2, then there is no currency conversion in the transaction and there are no errors in decimal arithmetic if rounding is not applied

$$X_f = X_i - \rho_c(\Delta),$$

$$Y_f = Y_i + \rho_c(\Delta),$$

$$X_i + Y_i = X_f + Y_f$$

error due to binary computation is derived

$$\epsilon \triangleq (X_f + Y_f) - (X_i + Y_i)$$

Here, Xf and Yf are derived. Similarly, if the base currency of X and Y is different, then there is a currency conversion step in the transaction, which involves a multiplication by the exchange rate η_{XY} to convert currency of X into currency of Y, as shown in Fig. 3.

Let x, y be the currencies of X and Y, respectively.

$$X_f = \rho_x(X_i - \rho_x(\Delta)),$$

$$Y_f = \rho_y(Y_i + \rho_y(\eta_{XY} X - \rho_x(\Delta))),$$

$$\eta_{XY} X_i + Y_i = \eta_{XY} X_f + Y_f.$$

3.2 Interest Payments and Splits

Periodic interest payments result in a correlated sequence of transaction volumes. A k-way split disbursement of funds is similar to a pair wise transaction, except that the initial amounts are in general non exactly representable (e.g., Rs. 1.00 split into three pieces). Additional errors beyond the cases discussed above result. If an amount Z is to be split into n parts, then an error between 0 and Mod (Z,n) can occur. Hence, for any given n, the maximum error can be (n -1)




Fig. 3. A payer-payee pair (multicurrency)

3.3 A Financial Network

A network is formed when accounts across multiple banks or accounts are transacting with each other. Here, each node (account) can have a different base currency so it is basically a multicurrency network.



If there are N accounts in the network and Let X_{ji} and X_{jf} represent the initial and final balances, respectively, of the jth account, then

$$\sum_{j=1}^N X_{ji} = \sum_{j=1}^N X_{jf}$$

This is because first, the currency exchange rates are specified only up to six significant figures and second, there are currency specific rounding rules.

IV. ANALYSIS OF ERROR PROCESS

We analyze the behavior of the error process using the model of transactions discussed in Section 3. We discuss the properties of the error in representing a single value, followed by properties of error accumulation in basic operations.

4.1 Error in Representing a Single Value

First consider a single decimal value in D digits, and its nearest binary representation in B bits. We assume that default round to nearest rounding direction mode is being used. We consider that all numbers are normalized to unity (we need only consider this case for insight, if D and B are suitably chosen).




Fig.4. Error in multiplication




Fig. 5. Error in addition.

4.1 Error in Representing a Single Value

First consider a single decimal value in D digits, and its nearest binary representation in B bits. We assume that default round to nearest rounding direction mode is being used.

4.2 Error in a Single Addition

If the balance amount x is to be represented in binary format, let δx be the error associated with it (Fig. 6). Let y be the transaction (deposit) amount and δy be the error associated with it.

The result after the addition will be $\epsilon(x+y)$. The exact result is $(x+y)$ which is equal to $\epsilon(x+y) + \delta x + \delta y$. As long as $\delta x + \delta y < 1/2X$ (smallest unit for x and y), no errors are made after standard rounding is applied.

$$\delta x = x - \xi(x^{\wedge})$$

$$\delta y = y - \xi(y^{\wedge})$$

To ensure that $\delta x + \delta y < 1/2X$ (smallest unit for x and y) the binary approximation has to have at least two more bits than the decimal. For most currencies, we have two decimal places.

4.3 Error in a Single Multiplication

The story is different for multiplications. Since the product of two exactly representable numbers can easily hit a rounding boundary.

Another common decimal operation in financial applications is the IEEE 754-2008 quantize operation. This is essentially a multiplication by a power of 10 and the same analysis as above is applicable. With this analysis of errors in number representation and basic operations, we can discuss the impact of finite precision in financial calculations.

V. ERROR PROCESS: WORST CASE

We discuss the various transactions below, in order. A novel tabular approach is used to examine the worst case errors, as outlined below. These errors are rare, requiring either very large numbers or accidental matches.

This fact will be exploited to obtain high-speed routines using only binary arithmetic

5.1 Single Node, Payer/Payee: Transaction Error Matrix

With capitalization amounts exceeding $10^{13}(2^{45})$, errors are possible in additions, as shown in Section 4. Here, using a tabular approach, we demonstrate a sequence of transaction amounts, such that an error is made in every transaction. First, we define the capitalization transaction error matrix (CTEM) $T(D,B)$, where D is the number of decimal digits in the fraction and B is the number of binary bits in the binary approximation, as an $n \times m$ matrix, with entries T_{ij} = Error in adding/subtracting Transaction amount Δ_i to/from Capital C_i , where n is the number of possible capitalization values and m is the number of possible transaction amounts.

This error is with respect to exact decimal arithmetic. To differentiate between the CTEM for deposits and withdrawals, we represent CTEM as $T_+(D,B)$ and $T_-(D,B)$, respectively.




Table 1 CTEM $T_{+}(1,3)$

0.1	0.1	0.2	0.3	0.4	0.5	0.6	0.7	0.8	0.9
0.1	-0.1	-	0	0	0	-0.1	-0.1	0	0
0.2	-0.1	0.1	0	0	-0.1	-0.1	-0.1	0	0
0.3	0	0	0.1	0.1	0.1	0	0	0.1	0.1
0.4	0	0	0.1	0.1	0	0	0	0.1	0.1
0.5	0	-	0.1	0	0	0	-0.1	0.1	0
0.6	-0.1	-	0	0	0	-0.1	-0.1	0	0
0.7	-0.1	0.1	0	0	-0.1	-0.1	-0.1	0	0
0.8	0	0	0.1	0.1	0.1	0	0	0.1	0.1
0.9	0	0	0.1	0.1	0	0	0	0.1	0.1
1	0	-	0.1	0	0	0	-0.1	0.1	0


Table 1 shows a CTEM $T_{+}(1,3)$ for deposit transactions (additions). Similarly, shows a multiplication CTEM $T_{\times}(1,3)$ where each entry T_{ij} is the error that results from multiplying the i th capital to j th interest rate.

VI. RESULTS


Design summary before simulation




Design simulation after simulation




FLOATING POINT ADDITION RESULT



FLOATING POINT SUBTRACTION RESULT



SYNTHESIS REPORT



VII. CONCLUSION

If financial software neglect the effects of IEEE-754 finite precision, then the results could be disastrous and huge monetary losses may occur. This paper quantifies these losses using a matrix approach the CTEM. Using the CTEM, we showed that even the use of double precision can be exploited to create arbitrary error sequences, with considerable possibilities of financial arbitrage. Initial evidence testifies to the fact that these sequences can be chosen so as to pass many common statistical tests, and thus avoid detection. Thus, we show that using binary arithmetic directly for financial calculations is inappropriate, as error can build up without bound, and as we have found statistically undetectable sequences in our experiments.



REFERENCES

1. M. Ganesh Perumal, and G.N. Srinivasa Prasanna, "On Basic Financial Decimal Operations on Binary Machines", 2012
2. IEEE Standard for Floating-Point Arithmetic, IEEE Standard 754-2008, 2008
3. W.Kahan, "IEEE Standard 754 for Binary Floating-Point Arithmetic," Standards Committee of the IEEE CS, 1996.
4. W. Kahan, "Floating-Point Arithmetic Besieged by Business, Decisions," Proc. IEEE 17th, Symp. Computer Arithmetic, 2010.
5. D.M. Gay, Correctly Rounded Binary-Decimal and Decimal-Binary Conversions. Numerical Analysis Manuscript 90-10, Murray Hill, NJ: AT&T Bell Laboratories, 1990
6. Online Binary-Decimal Converter," <http://www.binaryconvert.com/index.html>, 2012.
7. M.J. Anderson, C. Tsen, L.-K. Wang, K. Compton, and M.J. Schulte, "Performance Analysis of Decimal Floating-Point Libraries and Its Impact on Decimal Hardware and Software Solutions," Proc. IEEE Int'l Conf. Computer Design, pp. 465-471, Oct. 2009.
8. A. Fog, "Instruction Tables," <http://www.agner.org/optimize/instructiontables.pdf>, 2012
9. Decimal Floating-Point (DFP) Benchmarks, http://mesa.ece.wisc.edu/display_project.php?projectid=10, 2012.
10. M. Cornea, J. Harrison, C. Anderson, P. Tang, E. Schneider, and E. Gvozdev, "A Software Implementation of the IEEE 754R Decimal Floating-Point Arithmetic Using the Binary Encoding Format," IEEE Trans. Computers, vol. 58, no. 2, pp. 148-162, Feb. 2009.
11. J.-M. Muller, N. Brisebarre, F. de Dinechin, C.-P. Jeannerod, V. Lefevre, G. Melquiond, N. Revol, D. Stehle, and S. Torres, Handbook of Floating-Point Arithmetic. Springer, 2010.
12. N.J. Higham, "The Accuracy of Floating Point Summation," SIAM J. Scientific Computing, vol. 14, pp. 783-799, July 1993.



P. Anil Kumar was born on 20th Aug 1990 at Vijayawada, India. He received his B.Tech in Electronics & Communication Engineering from Sree Dattha Institute of Engineering and Science (SDIES), Hyderabad, AP, India and Pursuing M.Tech in VLSI at K L University, Vijayawada, AP, India. His research interests in, Digital VLSI Design and Low Power VLSI Design.



V. Narasimha Nayak was born in Khammam, Khammam (Dist.), AP, India. He received B.Tech in Electronics & Communication Engineering from SBIT, Khammam, AP, India and M.Tech from National Institute of Technology, Rourkela, India. He is working as Assistant Professor in Department of Electronics & Communication Engineering, K L University, Vijayawada, AP, India. He has published

four International Journals.



Dr. Fazal Noorbasha was born on 29th April 1982. He received his B.Sc. Degree in Electronics Sciences from BCAS College, Bapatla, Guntur, A.P., Affiliated to the Acharya Nagarjuna University, Guntur, Andhra Pradesh, India, in 2003, M.Sc. Degree in Electronics Sciences from the Dr. Hari Singh Gour University, Sagar, Madhya Pradesh, India, in 2006, M.Tech. Degree in VLSI Technology, from the North Maharashtra University, Jalgaon, Maharashtra, INDIA in 2008, and Ph.D.