

CNT – A Solution for Interconnects

Sandeep Dhariwal, Vijay K. Lamba, Ritu Vijay

Abstract--In this paper we have studied the properties of CNT as interconnects and calculated the parameters to analyse our results through table and plots. Due to their excellent electrical properties and small size, metallic carbon nanotubes (CNTs) are promising materials for interconnect wires in future integrated circuits. Simulations have firmly established CNTs as strong contenders for replacing or complementing copper interconnects. As copper wires are scaled down to narrow dimensions to keep up with the miniaturization of the transistors according to Moore's Law, they suffer from adverse narrow-width effects degrading the chip performance. In the long term, the introduction of another interconnects material as a replacement for copper might be the solution. In this review paper, CNTs offer great promises as alternative interconnect materials.

Index Terms— CNT, SWCNT, MWCNT, RLC Model.

I. INTRODUCTION

The resistance of copper interconnects, with cross-sectional dimensions of the order of the mean free path of electrons (~40 nm in Cu at room temperature) in current and imminent technologies [1], is increasing rapidly under the combined effects of enhanced grain boundary scattering, surface scattering and the presence of the highly resistive diffusion barrier layer [1, 2]. Carbon nanotubes have recently been proposed as a possible replacement for metal interconnects in future technologies [4, 5]. Because of their extremely desirable properties of high mechanical and thermal stability, high thermal conductivity and large current carrying capacity [6, 7, 8], CNTs have aroused a lot of research interest in their applicability as VLSI interconnects of the future. However, the high resistance associated with an isolated CNT (greater than 6.45 K Ω) [9] necessitates the use of a bundle (rope) of CNTs conducting current in parallel to form an interconnection [4, 5]. CNTs are also classified into single-walled and multi-walled (comprising multiple concentric cylindrical shells) nanotubes. Although multi-walled CNTs (MWCNTs) are predominantly metallic, it is difficult to achieve ballistic transport over long lengths with them [10, 11]. Single-walled CNTs (SWCNTs) on the other hand have electron mean free paths of the order of a micron [9]. Hence, in the domain of interconnects, metallic SWCNTs are the preferred candidates.

Manuscript published on 30 October 2012.

* Correspondence Author (s)

Sandeep Dhariwal, Assistant Professor, Electronics & Communication, H.C.T.M. Technical Campus-Kaithal, Kaithal, India

Dr. Vijay K. Lamba, Principal, Global colleges of Engineering & Technology, Kahnpur Khui (Ropar), India

Dr. Ritu Vijay, Associate Professor, Deptt. of Electronics, Banasthali University - Banasthali, Rajasthan, India

© The Authors. Published by Blue Eyes Intelligence Engineering and Sciences Publication (BEIESP). This is an open access article under the CC-BY-NC-ND license <http://creativecommons.org/licenses/by-nc-nd/4.0/>

II. TRENDS IN VLSI TECHNOLOGY

The resistivity of copper interconnects, with cross-sectional dimensions of the order of the mean free path of electrons (~40 nm in Cu at room temperature) in current and imminent technologies [14], is increasing rapidly under the combined effects of enhanced grain boundary scattering (Fig. 1) [12, 15]. The steep rise in parasitic resistance of copper interconnects not only increases interconnect delay at the global level but also at the local level [13]. More importantly, in combination with the decreasing thermal conductivity of low-k dielectrics and increasing current density




Fig 1: Scaling of metal resistivity for the ITRS intermediate tier wires (at 300K), mainly as a result of the increasing impact of surface and grain boundary scattering of electrons [12]. The impact is even higher for local tier wires and vias (or contacts) that have the smallest cross-sectional dimensions among all on-chip interconnects.

demands from small dimension interconnects, the rising Cu resistivity also poses a reliability concern due to Joule heating induced significant metal temperature rise [12]. The large metal temperature rise, which exponentially degrades interconnect electromigration (EM) lifetime, severely limits the maximum current carrying capacity of future Cu interconnects as shown in fig. 2. As requirements increase, it is increasingly necessary that interconnect be considered as part of a system that includes the package and the silicon chip to satisfy the total technology need for the IC.




Fig 2: Maximum allowed current density (duty ratio=0.001) in local vias from self-consistent electromigration lifetime estimation vs. the ITRS (2003) requirement for current density in local vias, even with most optimistic scaling scenario for via height at various nodes [13].

The increasing RC delay is one of the most crucial parameters especially for high performance products. This is a major factor for many digital applications; capacitive coupling in the local and intermediate levels is a highly sensitive issue for low power applications [72]. The use of 3D interconnects and optical interconnects might also be used with multiple wavelengths in a single waveguide (wavelength-division multiplexing (WDM) to provide not only higher bandwidth density for global interconnects

III. LIMITATIONS OF COPPER

To understand the trend of increasing resistivity, we look at the ITRS roadmap [18] and some of the past works [17]. From ITRS reports [18], we find that the copper resistivity for future technologies is increasing at a very fast rate as shown in Figure 3. We find that, the increase in resistivity is not much when we move from 90nm to 32nm technology node, but as




Fig 3: Resistivity increase from ITRS roadmap. There is a steep increase in resistivity as we move into 32nm and lower technology node.

we reduce the feature size further from 32nm, we see a sharp resistivity increase. Therefore, even though wire length is getting smaller, but decreasing cross section area and increasing resistivity resulting in higher interconnect delay, which in turn leads to serious architectural design concerns while designing memory architecture [16] and multicore systems [19]. As per ITRS predictions [20], for nanometer size gate lengths interconnect delay is mostly affected by resistive and capacitive parasitic. Along with electron mean free path grain boundary, surface scattering [21, 22], another effect of dimension scaling is increase in current density. The increased heating due to the rise in power dissipation assists electro migration.

IV. INTRODUCTION TO CNTs AS INTERCONNECTS

Carbon nanotubes have been proposed as solutions to many problems in various industries. Their high electrical and thermal conductivity, as well as their ability to be deposited in either metallic or semiconducting states, has attracted interest for possible applications in interconnect structures. The basic structure of a CNT—as a rolled-up graphene sheet to form a SWCNT, or several concentric tubes to form a multiwalled CNT (MWCNT. Changing the direction of roll-up leads to different “chiralities,” which are identified by the chiral indexes (m, n) (when either m or n is zero it is called zigzag chirality, m = n is called armchair, while all other nanotubes are called chiral), figure 4. SWCNTs are metallic when the difference between the chiral indexes is an integer multiple of 3 ($m - n = 3i$), and are semiconducting otherwise.




Fig 4: Single Graphene Sheet

CNTs have aroused major research interest in their applicability as very-large-scale integration (VLSI) interconnects for future generations of technology because of their desirable properties such as large electron mean free paths, mechanical strength, high thermal conductivity, and large current carrying capacity. As interconnect dimensions scale and copper resistivity increases due to size effects, CNT interconnect become more attractive.

A. Classification of Carbon Nano Tubes

Depending on the direction in which CNTs are rolled up (chirality), they demonstrate either metallic or semi-conducting properties. In fact, nanotubes come in a variety of forms: long, short, single-walled, multi-walled, open, closed, with different types of spiral structure, etc. However, SWNTs show a strong tendency to bundle up into a 1-D.

1. Single Wall Carbon Nanotube

Single-walled carbon nanotubes (SWNTs) are nanometer-diameter cylinders consisting of a single graphene sheet wrapped up to form a tube. SWCNTs consist of only one graphene shell, and their diameter may vary from 0.4 nm to 4 nm with a typical diameter of 1.4 nm [23, 24]. Since their discovery in the early 1990s [31, 32], there has been intense activity exploring the electrical properties of these systems and their potential applications in electronics. Experiments and theory have shown that these tubes can be either metals or semiconductors, and their electrical properties can rival, or even exceed, the best metals or semiconductors known. The first studies on metallic tubes were done in 1997 [33, 34] and the first on semiconducting tubes in 1998 [35]. The remarkable electrical properties of SWNTs stem from the unusual electronic structure of the two-dimensional material, graphene, from which they are constructed [36, 37]. Graphene - a single atomic layer of graphite - consists of a 2D honeycomb structure of sp^2 bonded carbon atoms. The bandgap is predicted to be $E_g = 0.9 \text{ eV}/d \text{ [nm]}$, where d is the diameter of the tube. Nanotubes can therefore be either metals or semiconductors, depending on how the tube is rolled up. This remarkable theoretical prediction has been verified using a number of measurement techniques. Perhaps the most direct used scanning tunneling microscopy to image the atomic structure of a tube and then to probe its electronic structure[38, 39]. For bundles of SWCNTs, it has been proven experimentally and theoretically that increasing diameter always lowers conductivity [23, 27–29].



This is because the number of nanotubes decreases quadratically with increasing diameter whereas electron mean free path increases only linearly with diameter.

2. Multiwall Carbon Nanotube

Metallic carbon nanotubes (CNTs) possess great potential as transmission lines, interconnects or passive components in nanoelectronic circuits, because their current density, thermal stability and mechanical properties greatly surpass those of conventional metal wires. Multi walled carbon nanotubes (MWCNT) consist of concentric CNT cylinders held within each other by van der Waals forces. The distance between shells is approximately 3.4\AA , which is the van der Waals distance for two graphite carbon lattices. MWCNTs consist of several concentric graphene cylinders, and their outer diameters may vary from a few to 100 nm [24, 25], and the spacing between the walls is 0.32 nm, the same as the spacing between graphene sheets in graphite [24]. Large diameter semiconductor shells ($D > 5\text{ nm}$) have bandgaps comparable to or smaller than the thermal energy of electrons and act like conductors at room temperature [24–26]. The MWCNTs can differ in their chirality and can consist of both semiconducting and metallic nanotubes, figure 5. For a SWCNT with a random chiral angle and a diameter d , there is a 66% chance for it to be semiconducting with a bandgap around $E_g \approx 0.7/\text{rf eV/nm}$, that is $E_g \approx 0.7\text{ eV}$ for a 1-nm semiconducting SWCNT.




Fig 5: Multi-Walled Carbon Nanotube (MWCNT)

On the contrary, consider a MWCNT with a diameter of 30 nm. Most of the shells will behave metallic even though there are indeed semiconducting (in 66% of the cases) because their bandgap will be negligible with respect to the thermal energy at room temperature $kT = 26\text{ meV}$. In other words, the inverse relationship between bandgap and diameter favors large MWCNTs for interconnect applications [40, 41]. For MWCNTs, theoretical models suggest that increasing diameter increases the conductivity of long MWCNTs while decreasing the conductivity of short MWCNTs [28]. However due to the complexity of theoretical modeling and unconventional metallic states of MWNTs, electronic characteristics of MWNTs are not well-understood, and most of what has been found is on their dc properties [7].

V. ADVANTAGES OF CNTS

CNTs offer several advantages compared to Cu/low- κ interconnects because of their one dimensional nature, the peculiar band-structure of graphene, and the strong covalent bonds among carbon atoms:

- (1) **HIGHER CONDUCTIVITY (LOWER RESISTANCE):**
Due to their one-dimensional nature, the phase space for electron scatterings in CNTs is quite limited, and electron mean free path is in the micron range for high

quality nanotubes in contrast to 40 nm in bulk copper [49]. The conductivity of densely-packed CNTs is higher than Cu interconnects for large lengths. Conductivity of short CNT bundles, however, is limited by their quantum resistance, the minimum resistance of a quantum wire in the absence of reflections at the CNT-metal electrode interface or scattering along their length. Quantum resistance is a fundamental limit whose value depends on the number of conduction channels. Metallic SWCNTs have two conduction channels, and their quantum resistance is $6.5\text{ k}\Omega$ [43, 50].

- (2) **RESISTANCE TO ELECTROMIGRATION:** The strong sp^2 carbon bonds in graphene lead to an extraordinary mechanical strength and a very large current conduction capacity for CNTs; 109 A/cm^2 in contrast to 106 A/cm^2 in Cu before damage or breakdown of the material is observed. Current densities higher than 109 A/cm^2 have also been reported for MWCNTs at high temperature conditions (250°C) [51]. In practice, the maximum current density in CNT interconnects, however, may become limited by the contacts.
- (3) **THERMAL CONDUCTIVITY:** The longitudinal thermal conductivity of an isolated CNT is expected to be very high, on the order of 6000 W/mK , as suggested by theoretical models [52] and extrapolations on measured data from porous bundles [52, 53]. From the experiments of CNT thermal and source bumps for flip-chip high power amplifiers [54], the thermal conductivity of MWCNTs exhibits 1400 W/mK , which is calculated using the experimentally obtained thermal resistance, an area of CNT bundle, and the site density of CNTs.

A. Integration Options

CNTs can potentially replace Cu/low- κ interconnects at most levels of interconnect hierarchy [54] except in places where low-resistance short interconnects are needed. SWCNTs can be integrated for on-chip interconnect applications in the following forms:

- (1) **SWCNT-BUNDLES:** A bundle of densely packed SWCNTs with the same dimensions as Cu/low- κ interconnects with high-quality contacts with the electrodes would be an ideal candidate for replacing Cu/low- κ interconnects to lower the interconnect resistance and address the problem of size effects in copper wires. This integration option provides significant delay improvements for long interconnects where the RC delay is dominant [42, 55–57].
- (2) **FEW-LAYER SWCNT INTERCONNECTS:** A few-layer arrangement of SWCNTs can reduce the capacitance of the CNT-based interconnects by as large as 50% and can significantly decrease the electrostatic coupling between adjacent interconnects. This helps to reduce the delay and power dissipation of local interconnects. This arrangement is particularly interesting for short local interconnects where the delay is dominated by capacitive loading of interconnects and not their resistance [55].

- (3) **LARGE-DIAMETER MWCNTS:** It has been proven both theoretically and experimentally that all shells within MWCNTs can conduct if proper connections are made to all of them [44, 45, 46, 58]. There are reports of very large mean free paths in high-quality MWCNTs [44, 59], and theoretical models suggest that long large-diameter MWCNTs can potentially outperform Cu and even SWCNTs if the level of disorder in these tubes can be kept as low as those in SWCNTs and all shells can be properly connected to metal contacts [47]. Such MWCNTs would be suitable for semi-global and global interconnects.
- (4) **GRAPHENE NANORIBBONS (GNR):** Graphene nanoribbons can be considered as unrolled CNTs. They share many of the fascinating properties of CNTs while conventional top-down lithography can be used to pattern them [60–64]. There may also be ways to control the chirality and hence their metallic or semiconductor nature[60]. If edges are not perfect, electrons can getscattered at the edges and the mean free path becomes a function of GNR width and propagation mode [60, 64]. This would be a disadvantage for GNRs compared to CNTs that have no edges.

VI. MODEL FOR AN ISOLATED SWCNT

The equivalent circuit model for an isolated single-walled carbon nanotube [67] is shown schematically in Fig.6 . The model and its components are explained in detail in the following subsections




Fig 6: Equivalent circuit model [67] for an isolated SWCNT, length less than the mean free path of electrons, assuming ideal contacts.

A. Resistance of an Isolated SWCNT

The conductance of a carbon nanotube is evaluated using the two-terminal Landauer-Buttiker formula. This formula states that, for a 1-D system with N channels in parallel, the conductance $G=(Ne^2/h)T$, where T is the transmission coefficient for electrons through the sample [9]. Due to spin degeneracy and sublattice degeneracy of electrons in graphene, each nanotube has four conducting channels in parallel ($N=4$). Hence the conductance of a single ballistic single-walled CNT (SWCNT) assuming perfect contacts ($T=1$), is given by $4e^2/h = 155 \mu S$, which yields a resistance of 6.45 K Ω [9]. This is the fundamental resistance associated with a SWCNT that cannot be avoided [68]. As shown in Fig. 6, this fundamental resistance (R_F) is equally divided between the two contacts on either side of the nanotube.

$$R_F = \frac{h}{4e^2} \quad (1)$$

The mean free path of electrons (the distance across which no scattering occurs) in a CNT is typically 1 μm [65, 69, 70]. For CNT lengths less than 1 μm , electron transport is essentially ballistic within the nanotube and the resistance is independent of length (6.45 K Ω). However, for lengths

greater than the mean free path, resistance increases with length as shown in Equation 5 [71], where L_0 is the mean free path and L is the length of the CNT. This has also been confirmed by experimental observations [66, 70]. In the equivalent circuit, this additional scattering resistance would appear as a distributed resistance per unit length to account for resistive losses along the CNT length.

$$R_{CNT} = \left(\frac{h}{4e^2} \right) \frac{L}{L_0} \quad (2)$$

In practice, the observed d.c. resistance of a CNT (at low bias) is much higher than the resistance derived above. This is due to the presence of imperfect metal-nanotube contacts which give rise to an additional contact resistance. As observed in [72], making a reliable contact to a CNT is very challenging, and the resistance arising from these imperfect contacts is often so high that it masks the observation of intrinsic transport properties. The observed resistance for CNTs has typically been in the range of 100 K Ω [72, 73], although in a few cases the lowest observed resistance has been seen to approach the theoretical limit of ~ 7 K Ω [73]. In the equivalent circuit, this additional imperfect contact resistance would appear in series with the fundamental resistance (R_F) divided equally among the two end contacts as shown for R_F . An important consideration for conductance in nanotubes is its dependence on voltage bias. At high electric fields, current through a nanotube saturates [74]. However, it can easily be shown that a low voltage bias is always applicable in the domain of VLSI interconnect applications, as has also been argued in [75]. In this bias range, the nanotubes display excellent ohmic behavior [74], hence the resistance models described above are valid. The total resistance of a CNT is then expressed as the sum of resistances arising from the above three aspects: the fundamental one-dimensional system (CNT) contact resistance, scattering resistance and the imperfect metal-nanotube contact resistance. Evidently the resistance associated with an isolated CNT is too high for realizing an interconnection. Hence, a bundle/rope of CNTs is needed that has much lower effective resistance and may work effectively as an interconnection.

B. Capacitance of an Isolated SWCNT

The capacitance of a CNT arises from two sources. The electrostatic capacitance (C_E) is calculated by treating the

$$C_E = \frac{2\pi\epsilon}{\ln\left(\frac{a}{d}\right)} \quad (3)$$

CNT as a thin wire, with diameter ‘ d ’, placed a distance ‘ a ’ away from a ground plane, and is given by the formula in Equation 3 (C_E per unit length) [17] for $a>2d$. The quantities y and d are shown in Fig. 7. For $d=1$ nm, $a=1$ μm , $C_E \approx 30$ aF/ μm . This is the intrinsic plate capacitance of an isolated CNT.






Fig 7: Isolated conductor, with diameter ‘d’, over a ground plane at a distance ‘a’ below it.

The quantum capacitance (C_Q) accounts for the quantum electrostatic energy stored in the nanotube when it carries current. Due to the Pauli exclusion principle, it is only possible to add electrons into the nanotube at an available quantum state above the Fermi energy level. By equating this energy to an effective capacitance, the expression for the quantum capacitance (per unit length) is obtained as shown in Equation 4 [67], where h is the Planck’s constant and v_F is the Fermi velocity. For a carbon nanotube ($v_F \approx 8 \times 10^5 \text{m/s}$), $C_Q \approx 100 \text{aF}/\mu\text{m}$ [67].

$$C_Q = \frac{2e^2}{h v_F} \quad (4)$$

As a CNT has four conducting channels as described in the previous sub-section, the effective quantum capacitance resulting from four parallel capacitances C_Q is given by $4C_Q$. The same effective charge resides on both these capacitances (C_E and $4C_Q$) when the CNT carries current, as is true for any two capacitances in series. Hence these capacitances appear in series in the effective circuit model shown in Fig.7.

C. Inductance of an Isolated SWCNT

The inductance associated with an isolated SWCNT can be calculated from the magnetic field of an isolated current carrying wire some distance away from a ground plane, as depicted in Fig. 8. In addition to this magnetic inductance (L_M), the kinetic inductance is calculated in [67] (following [76]) by equating the kinetic energy stored in each conducting channel of the CNT to an effective inductance. The four parallel conducting channels in a CNT give rise to an effective kinetic inductance of $L_K/4$. The expressions for L_M and L_K are shown in Equation 5 below.

$$L_M = \frac{\mu}{2\pi} \ln\left(\frac{a}{d}\right) \quad (5)$$

$$L_K = \frac{h}{2e^2 v_F} \quad (6)$$

For $d=1 \text{ nm}$ and $a=1 \mu\text{m}$, L_M (per unit length) evaluates to $\approx 1.4 \text{ pH}/\mu\text{m}$. On the other hand, L_K (per unit length) for a CNT evaluates to $16 \text{ nH}/\mu\text{m}$. However, the kinetic inductance (L_K) in [76] is derived considering no potential drop along the nanotube; hence it must be treated with care. Since $L_K \gg L_M$, the inclusion of L_K can have a significant impact on the delay model for interconnects.

VII. RESULT ANALYSIS

Based upon the isolated RLC model of single wall carbon nano tube, we have extracted the capacitance and inductance parameters and they are analyzed as follows.




Fig. 8 variation in C_{EQ}

A. CNT Capacitance

We have noticed the changes in the capacitance by changing the different parameters as shown in the fig. 8. From equation 3, electrostatic capacitance (C_{ES}), Diameter ‘d’, height above ground plane ‘a’ are plotted at 22nm node technology($a=1\mu\text{m}$, $d=1\text{nm}$). From fig. 8, we conclude that Electrostatic Capacitance (C_{ES}) increases with the increase in the diameter of CNT and correspondingly the Electrostatic Capacitance (C_{ES}) decreases with the increase in the height of the SWCNT over the ground plane taken over at each of the diameters.

B. CNT Inductance

From equation 5, Magnetic Inductance (L_M), Diameter ‘d’, height above ground plane ‘a’ are plotted at 22nm node technology ($a=1\mu\text{m}$, $d=1\text{nm}$). From fig.9, we conclude that Magnetic Inductance (L_M) decreases with the increase in the diameter of CNT and correspondingly the Magnetic Inductance increases with the increase in the height of the SWCNT over the ground plane taken over each of the diameters.




Fig. 9 Variation in Magnetic Inductance

Although thermal challenges are not expected to cause any fundamental problems, because dense single-walled CNT bundle technology is very stable for interconnect applications. Also, lowering of metal nanotube contact resistance will be vital, especially for local interconnect and via applications.

Our next result is based on two node technologies i.e. at 22nm and 18nm. We have calculated the results for the SWCNT Model over a ground plane at two node technology i.e. at 22nm and 18nm node. Various parameters calculated below are obtained from the equations taken above (in the section 6.2, 6.3) in this paper. In the table 1, L_{CNT} is the length of the carbon nanotube.



All parameters above in the table are for local interconnect. And Various Parameters considered for the results are length of CNT = 1µm, mean free path of electron in the CNT = 1 µm, relative Permittivity (ϵ_r) = 3.9, fermi Velocity = 8×10^5 m/s, contact resistance = 50kΩ, diameter of SWCNT = 1nm, height above ground = 1 µm, Voltage = 1Volt at 1GHZ and 10 GHZ. In the above table 1, at 18 nm node technology the biasing voltage and height above the ground plane are voltage = 0.8V at 1GHZ and 10 GHZ and height above ground = 0.7 µm. If we compare both the node technologies in the table 1, we find that as we are going to the miniaturization, delay is more or less almost same but the significant achievement is in the low power dissipation. In today’s scenario this is the major parameter at which work is going on. In this review paper we have tried to presents the usefulness of a new interconnect i.e. single wall CNT that will lead the interconnect technology in the future.

Table 1: Comparative Analysis at two different nodes

Parameters (per unit length)		at 18nm node	at 22nm node
Resistance (R_F/2)	$L_{CNT} \leq$ Mean free path (l_{mfp})	3.2 mΩ	3.2 mΩ
	$L_{CNT} >$ Mean free path (l_{mfp})	32 mΩ	32 mΩ
Capacitance (C_{EQ})		30 aF	28.6 aF
Inductance (L_K)		4 nH	4 nH
Delay (τ)	$L_{CNT} \leq$ Mean free path (l_{mfp})	1 nsec	1 nsec
	$L_{CNT} >$ Mean free path (l_{mfp})	1.7 nsec	1.6 nsec
Power Dissipation	freq. = 1Ghz	19.2 nWatt	28.6 nWatt
	freq. = 10Ghz	192 nWatt	286 nWatt

VIII. CONCLUSION

In this paper, we have taken an overview of new trends of interconnects in VLSI technology along with their limitation. Use of CNTs as an interconnect is the best possible method in nano-scale based devices as analyzed through ITRS roadmap plots. Classification of Carbon Nano Tubes and their advantages are also studied. Delay is the main factor in today’s devices and systems. We have noted that local interconnect delay is smaller as compared to intermediate and global interconnect delay. Although We have studied various parameters of bundle of SWCNTs eg. Resistance,

Conductance and Inductance but the main focus is on the parameter extraction of SWCNT over a ground plane. We did a comparative analysis over two nodes (18nm and 22nm) technology to compare the various parameters. We can see that power dissipation is reduced in the 18nm node technology and now a day’s low power dissipated devices are in high demand as we are moving towards the nano-scale based technology.

IX. ACKNOWLEDGMENTS

We acknowledge the support by AICTE under Grant No. 8024/RIFD/MOD-145/2010-11.

REFERENCES

- [1] International Technology Roadmap for Semiconductors, 2004, <http://public.itrs.net>
- [2] W. Steinhogel, et al., “Size-dependent Resistivity of Metallic Wires in the Mesoscopic Range,” *Physical Review B*, 66, 075414, 2002.
- [3] N. Srivastava and K. Banerjee, “A Comparative Scaling Analysis of Metallic and Carbon Nanotube Interconnections for Nanometer Scale VLSI Technologies”, *Proc. 21st Intl. VLSI Multilevel Interconnect Conf.*, 2004, pp. 393-398.
- [4] F. Kreupl, et al., “Carbon Nanotubes in Interconnect Applications,” *Microelectronic Engineering*, 64 (2002), pp. 399- 408.
- [5] J. Li, et al., “Bottom-up Approach for Carbon Nanotube Interconnects,” *Applied Physics Letters*, Vol. 82, No. 15, pp. 2491-2493, April 2003.
- [6] B. Q. Wei, et al., “Reliability and Current Carrying Capacity of Carbon Nanotubes,” *Applied Physics Letters*, Vol. 79, No. 8, pp. 1172-1174, 2001.
- [7] P. G. Collins, et al., “Current Saturation and Electrical Breakdown in Multiwalled Carbon Nanotubes,” *Physical Review Letters*, Vol. 86, No. 14, pp 3128-3131, 2001.
- [8] S. Berber, et al., “Unusually High Thermal Conductivity of Carbon Nanotubes,” *Physical Review Letters*, Vol. 84, No. 20, pp. 4613-4616, 2000.
- [9] P. L. McEuen, et al., “Single-Walled Carbon Nanotube Electronics,” *IEEE Trans. Nanotechnology*, Vol. 1, No. 1, pp. 78-85, 2002.
- [10] C. Schonberger, et al., “Interference and Interaction in Multi-wall Carbon Nanotubes”, *Applied Physics A*, 69, pp.283-295, 1999.
- [11] A. Bachtold, et al., “Scanned Probe Microscopy of Electronic Transport in Carbon Nanotubes”, *Physical Review Letters*, Vol. 84, No. 26, pp. 6082-6085, 2000.
- [12] S. Im, et al., “Scaling Analysis of Multilevel Interconnect Temperatures for High Performance ICs,” *IEEE TED*, Vol. 52, No. 12, pp. 2710-2719, 2005.
- [13] N. Srivastava and K. Banerjee, “A Comparative Scaling Analysis of Metallic and Carbon Nanotube Interconnections for Nanometer Scale VLSI Technologies”, *Proc. VMIC*, Sept. 2004, pp. 393-398.
- [14] International Technology Roadmap for Semiconductors, 2004, (<http://public.itrs.net>).



- [15] W. Steinhogel, et al., "Comprehensive Study of the Resistivity of Copper Wires With Lateral Dimensions of 100 nm and Smaller," *J. of Applied Physics*, Vol. 97, No. 2, 023706-1 – 023706-7, 2005.
- [16] V. Agarwal, M. S. Hrishikesh, S.W. Keckler, and D. Burger, "Clock rate versus ipc: the end of the road for conventional micro architectures," *In ISCA '00: Proceedings of the 27th Annual International Symposium on Computer Architecture*, pages 248.259. ACM Press, 2000.
- [17] S. Im, N. Srivastava, K. Banerjee, and K. E. Goodson, "Scaling analysis of multilevel interconnect temperatures for high performance ics," *Proceedings of the IEEE Transactions on Electron Devices*, 52(12):2710.2719, December 2005.
- [18] Interconnect Report. International Technology Roadmap for Semiconductors (ITRS), 2006.
- [19] R. Kumar, V. Zyuban, and D. M. Tullsen, "Interconnections in multi-core architectures: Understanding mechanisms, overheads and scaling," *In ISCA '05: Proceedings of the 32nd Annual International Symposium on Computer Architecture*, pages 408.419. IEEE Computer Society, 2005.
- [20] www.itrs.net/Links/2007ITRS/2007.
- [21] Dresselhaus, M.S., Dresselhaus, G. and Avouris, P., *Carbon Nanotubes: Synthesis, Structure, Properties and Applications*. New York: Springer-Verlag, 2001. www.springer.com
- [22] Wu, W. and Maex, K., "Studies on size effects of copper interconnect lines," *in Proc. Solid-State and Integrated-Circuit Technology, Shanghai, China*, vol. 1, pp. 416–418 Oct. 2001.
- [23] A. Nieuwoudt and Y. Massoud, "Evaluating the impact of resistance in carbon nanotube bundles for VLSI interconnect using diameter-dependent modeling techniques," *Electron Devices, IEEE Transactions on*, vol. 53, pp. 2460-2466, 2006.
- [24] M. S. Dresselhaus, G. Dresselhaus, and P. Avouris, "Carbon nanotubes: synthesis, structure, properties, and applications," *Berlin; New York: Springer*, 2001.
- [25] H. J. Li, W. G. Lu, J. J. Li, X. D. Bai, and C. Z. Gu, "Multichannel ballistic transport in multiwall carbon nanotubes," *Physical Review Letters*, vol. 95, pp. 086601-4, 2005.
- [26] M. Nihei, D. Kondo, A. Kawabata, S. Sato, H. Shioya, M. Sakaue, T. Iwai, M. Ohfuti, and Y. Awano, "Low-resistance multi-walled carbon nanotube vias with parallel channel conduction of inner shells," *in Proc. IEEE Int. Interconnect Tech. Conf.*, 2005, pp. 234-236.
- [27] X. Zhou, J.-Y. Park, S. Huang, J. Liu, and P. L. McEuen, "Band Structure, Phonon Scattering, and the Performance Limit of Single-Walled Carbon Nanotube Transistors," *Physical Review Letters*, vol. 95, pp. 146805-4, 2005.
- [28] A. Naeemi and J. D. Meindl, "Compact Physical Models for Multiwall Carbon-Nanotube Interconnects," *Electron Device Letters, IEEE*, vol. 27, pp. 338-340, 2006.
- [29] J. Jiang, J. Dong, H. T. Yang, and D. Y. Xing, "Universal expression for localization length in metallic carbon nanotubes," *Physical Review B*, vol. 64, pp. 045409, 2001.
- [30] P. L. McEuen, M. S. Fuhrer, and P. Hongkun, "Single-walled carbon nanotube electronics," *Nanotechnology, IEEE Transactions on*, vol. 1, pp. 78-85, 2002.
- [31] S. Iijima and T. Ichihashi, "Single-Shell Carbon Nanotubes Of 1-Nm Diameter," *Nature*, vol. 363, pp. 603-605, 1993.
- [32] D. S. Bethune, C. H. Kiang, M. S. Devries, G. Gorman, R. Savoy, J. Vazquez, and R. Beyers, "Cobalt Catalysed Growth Of Carbon Nanotubes With Single-Atomic-Layerwalls," *Nature*, vol. 363, pp. 605-607, 1993.
- [33] S. J. Tans, M. H. Devoret, H. Dai, A. Thess, R. E. Smalley, L. J. Georliga, and C. Dekker, "Individual single-wall carbon nanotubes as quantum wires," *Nature*, vol. 386, pp. 474-7, 1997.
- [34] M. Bockrath, D. H. Cobden, P. L. McEuen, N. G. Chopra, A. Zettl, A. Thess, and R. E. Smalley, "Single-electron transport in ropes of carbon nanotubes," *Science*, vol. 275, pp.1922-5, 1997.
- [35] S. J. Tans, R. M. Verschueren, and C. Dekker, "Room temperature transistor based on a single carbon nanotube," *Nature*, vol. 393, pp.49-52, 1998.
- [36] N. Hamada, S. Sawada, and A. Oshiyama, "New One-Dimensional Conductors - Graphitic Microtubules," *Physical Review Letters*, vol. 68, pp. 1579-1581, 1992.
- [37] R. Saito, M. Fujita, G. Dresselhaus, and M. S. Dresselhaus, "Electronic structure of chiral graphene tubules," *Applied Physics Letters*, vol. 60, pp. 2204-6, 1992.
- [38] T. W. Odom, H. Jin-Lin, P. Kim, and C. M. Lieber, "Atomic structure and electronic properties of single-walled carbon nanotubes," *Nature*, vol. 391, pp. 62-4, 1998.
- [39] J. W. G. Wildoer, L. C. Venema, A. G. Rinzler, R. E. Smalley, and C. Dekker, "Electronic structure of atomically resolved carbon nanotubes," *Nature*, vol. 391, pp. 59- 62, 1998.
- [40] Y. Xu and A. Srivastava, "A Model of Multi-Walled Carbon Nanotube Interconnects," *in Proc. 52nd IEEE International Midwest Symposium on Circuits and Systems*, 2009.
- [41] H. J. Li, W. G. Lu, J. J. Li, X. D. Bai, and C. Z. Gu, "Multichannel ballistic transport in multiwall carbon nanotubes," *Physical Review Letters*, vol. 95, no. 8, Article ID 086601, 4 pages, 2005.
- [42] Choe, H.S., et al, "MOCVD TiN Diffusion Barriers for Copper Interconnects," *IITC*, 1999, p 62.
- [43] Ashtiani, K., et al, "Pulsed Nucleation Layer of Tungsten Nitride Barrier Film and its Application to DRAM and Logic Manufacturing," *Semi Tech. Symposium, Semicon Korea* 2006.
- [44] Chen, Y.C., et al, "Optimizing ALD WN Process for 65nm Node CMOS Contact Application" *IITC*, 2007, p 105.
- [45] Shao, I. et al, "An Alternative Low Resistance MOL Technology with Electroplated Rhodium as Contact Plugs for 32nm CMOS and Beyond." *IITC*, 2007, p 102.

- [46] Edelstein, D., et al, "A High Performance Liner for Copper Damascene Interconnects," *IITC*, 2001, p 9.
- [47] Jiang, O-T., et al, "Investigation of Ta, TaN and TaSiN Barriers for Cu Interconnects," *IITC*, 1999, p 125.
- [48] Vijayendran, A., et al, "Copper Barrier Properties of Ultrathin PECVD WN," *IITC*, 1999, p 123.
- [49] Haukka, S., et al, "Deposition of Cu Barrier and Seed Layers with Atomic Layer Control," *IITC*, 2002, p 279.
- [50] Mori, K., et al, "A New Barrier Metal Structure with ALD-TaN for Highly Reliable Cu Dual Damascene Interconnects" *Proceedings of AMC*, pp. 693, 2004.
- [51] Rossnagel, S.M., et al, "From PVD to CVD to ALD for Interconnects and Related Applications," *IITC*, 2001, p 3.
- [52] Van der Straten, O., et al, "Thermal and Electrical Barrier Performance Testing of Ultrathin Atomic Layer Deposition Tantalum-Based Materials for Nanoscale Copper Metallization," *IITC*, 2002, p 188.
- [53] Watanabe, T., et al "Self-Formed Barrier Technology using CuMn Alloy Seed for Cu Dual-Damascene Interconnect with Porous-SiOC/ Porous-Par Hybrid Dielectric," *IITC*, 2007, p 7.
- [54] Hu, C.K., et al, "A Study of Electromigration Lifetime for Cu Interconnects Coated with CoWP, Ta/TaN, or SiCxNyHz," *Proceedings of AMC*, 2003, p 253.
- [55] Gosset, L., et al, "Self Aligned Barrier Approach: Overview on Process, Module Integration and Interconnect Performance Improvement Challenges", *IITC*, 2006, p 84.
- [56] Demuyne, S., et al, "Impact of Cu Contacts on Front End Performance: A Projection Towards 22nm Node", *IITC*, 2006, p 178.
- [57] Clevenger, L., et al, "A Novel Low Temperature CVD/PVD Al Filling Process for Producing Highly Reliable 0.175 μm Wiring/0.35 μm Pitch Dual Damascene Interconnections in Gigabit Scale DRAMS," *IITC*, 1998, p 137.
- [58] Edelstein, D., et al, "Full Copper Wiring in a Sub-0.25 μm CMOS ULSI Technology," *Tech. Digest IEEE IEDM Meeting*, 1997, p 773.
- [59] Heidenreich, J., et al, "Copper Dual Damascene Wiring for Sub-0.25 μm CMOS Technology," *IITC*, 1998, p 151.
- [60] Reid, J., et al, "Optimization of Damascene Feature Fill for Copper Electroplating Process," *IITC*, 1999, p 284.
- [61] Tada, M. et al, "A Metallurgical Prescription for Electromigration (EM) Reliability Improvement in Scaled-down, Cu Dual Damascene Interconnects", *IITC*, 2006, p 89.
- [62] Kuan, T.S., et al, "Fabrication and Performance Limits of Sub-0.1 Micrometer Cu Interconnects," *Mat. Res. Soc. Symp. Proc.*, 2000, Vol. 612, D7.1.1
- [63] Jiang, O-T., et al, "Line Width Dependency of Copper Resistivity," *IITC*, 2001, p-227.
- [64] Schindler, G., et al, "Assessment of Future Nanoscale Interconnects: Resistivity of Copper and Aluminum Lines," *Proceedings of AMC*, 2004, p 305
- [65] H. Stahl, et al., "Intertube Coupling in Ropes of Single-Wall Carbon Nanotubes", *Physical Review Letters*, Vol. 85, No. 24, pp. 5186-5189, 2000.
- [66] P. J. Burke, "Luttinger Liquid Theory as a Model of the Gigahertz Electrical Properties of Carbon Nanotubes", *IEEE Trans. Nanotechnology*, Vol. 1, No. 3, pp. 129-144, 2002.
- [67] S. Datta, "Electrical Resistance: An Atomistic View," *Nanotechnology*, Vol. 15, S433-S451, 2004.
- [68] J. Kong, et al., "Quantum Interference and Ballistic Transmission in Nanotube Electron Waveguides", *Physical Review Letters*, Vol. 87, No. 10, 106801, 2001.
- [69] J.-Y. Park, et al., "Electron-Phonon Scattering in Metallic Single-Walled Carbon Nanotubes", *Nano Letters*, Vol. 4, No. 3, pp. 517-520, 2004.
- [70] S. Datta, "Electronic Transport in Mesoscopic Systems", *Cambridge University Press, Cambridge*, 1995.
- [71] Th. Hunger, et al., "Transport in Ropes of Carbon Nanotubes: Contact Barriers and Luttinger Liquid Theory," *Physical Review B*, Vol. 69, 195406, 2004.
- [72] W. Liang, et al., "Fabry-Perot interference in a Nanotube Electron Waveguide", *Nature*, Vol. 411, pp. 665-669, 2001.
- [73] Z. Yao, et al., "High Field Electrical Transport in Single-Wall Carbon Nanotubes," *Physical Review Letters*, Vol. 84, No. 13, pp. 2941-2944, 2000.
- [74] A. Naeemi, et al., "Performance Comparison between Carbon Nanotube and Copper Interconnects for Gigascale Integration (GSI)," *IEEE Electron Device Letters*, Vol. 26, No.2, pp. 84-86, 2005.
- [75] M. W. Bockrath, "Carbon Nanotubes: Electrons in One Dimension", *Ph. D. Dissertation, Univ. of California, Berkeley*, 1999.
- [76] J.-Y. Park, et al., "Electron-Phonon Scattering in Metallic Single-Walled Carbon Nanotubes", *Nano Letters*, Vol. 4, No. 3, pp. 517-520, 2004.



Sandeep Dhariwal, Assistant Professor in Electronics and Communication Deptt., H.C.T.M. Technical Campus Kaithal. He received his B.E. in ECE from C.R.State College of Engg. Murthal, M.Tech in VLSI Design and Embedded Systems from Guru Jambheshwar University of Science & Technology. He is pursuing PhD in Banasthali University-Banasthali, Rajasthan in deptt. of Electronics. He has several papers in

International/national conferences. His area of research includes low power VLSI design, modeling and simulation and nanoelectronics.



Dr. Vijay Kumar Lamba, Principal, Global colleges of Engineering & Technology, Kahnpur Khui. Dr. Vijay K. Lamba has done Ph.D (ECE), M.Tech (Micro Electronics), M.Sc (Physics) and published many research papers in reputed journals and international conferences. He received his PhD degree from G.N.D. University-Amritsar. His area of Specializations include Nano Electron, Micro Electronics, CNT, Artificial Intelligence,

Modeling & Simulations. Dr. Lamba has completed sponsored projects and published book on Neuro Fuzzy Systems. Dr. Lamba has more than 10 years of teaching experience and presently appointed as principal in , Global colleges of Engineering & Technology, Kahnpur Khui, Ropar (Punjab).





Dr. Ritu Vijay, Associate Professor in Deptt. of Electronics, Banasthali University, Rajasthan. Dr. Ritu Vijay did her qualification M.Sc.(Electronics), Ph.D. (Electronics) in Banasthali university and her area of research includes DSP, Image Processing, Microprocessor Embedded Systems, Micro Controller, Wavelets. Dr. Ritu Vijay has guided many PhD thesis in the university and has research publications in reputed journals and conferences.