

A Survey - Power Management in Multicore System On-a-Chip (SOC)

V.Radhika, K.Baskaran, N.Krithika

Abstract—Multi core systems running multiple process, needs a power management technique which is able to provide tradeoff between power and performance. Power management refers to the generation and control of regulated voltages required to operate an electronic system. With growing power management concern there is necessity to develop an efficient voltage regulation technique to improve the performance of any system. In the present scenario power supply design must be integrated within the system to improve the efficiency. Integrated components like switching regulator, linear regulators, and voltage reference are typical elements of power management.

Index Terms— Linear regulator, power management, power converters, switching regulator.

I. INTRODUCTION

As the size of transistors scales from one generation to the next billions of transistors can be integrated on a single SOC. The future multi core SOC's utilizing the high computing power of billions of transistor is expected to integrate heterogeneous components on a single semiconductor chip. Integrating billions of transistors in a single IC results in larger power dissipation and also frequency of operation of system get increased due to device scaling [5]. An important factor with increase in frequency, is that the chip operating at higher frequency perform faster computations. But, consumes more power and the load transitions also have been increased due to high frequency. So a voltage regulator with higher efficiency and faster transient response with minimum power dissipation is needed to be used in multi-core SOC's.




Fig.1 Voltage regulator operation

This paper is to investigate the different techniques available for voltage regulation in SOC design and to synthesize a suitable technique which can be utilized in a future multi core SOC's.

Manuscript Received on June 25, 2012.

V.Radhika, Department of Electronics & Instrumentation Engineering, Sri Ramakrishna Engineering College, Coimbatore, India,

Dr.K.Baskaran, Department of Computer science & Engineering, Government College of Technology, Coimbatore, India.

N.Krithika, Department of VLSI Design Sri Ramakrishna Engineering College, Coimbatore, India.,

II. OFF-CHIP VOLTAGE REGULATION

A. Synchronous Buck Converter

There are several off chip voltage regulators available in market out of which the buck converter is the crucial one in delivering power to any processor. Low voltage power Supplies require a synchronous buck converter where diode in the conventional converter is replaced with MOSFET to improve the efficiency fig [2]. In the synchronous buck converter conduction losses and switching losses get increased with increase in frequency which limits its application to high frequency application [42].




Fig.2 Synchronous buck converter [1]

B. Multiphase Buck Converter

Multi phase converter [8] as shown in fig[3] is another form of buck converter consisting of several phases in order to minimize the ripple of the output current caused by the large inductor. It uses small inductors that minimizes the output ripple and improves the transient response but the efficiency gets reduced due to small size inductors.




Fig.3 Multi phase buck converter [2]

C. Voltage Regulation with Swap Controller

A controller is placed off chip between load and power supply to limit the inrush current by decreasing the on-resistance of N-channel MOSFET [10]. It also provides protection against high voltage transients, over and under voltage defects.

The off chip voltage regulators generally operates at low frequency which make them difficult to respond to sudden voltage change. Also there are parasitic elements (inductance and capacitance) in the power delivery network between the voltage regulator module and the load, which affect the voltage variation problem [3].

III. SINGLE STAGE ON-CHIP VOLTAGE REGULATION

Regulators that are integrated on the chip provide the benefit of per-core voltage control and also faster voltage switching as the voltage regulator is placed close to the load and reduces the effect of parasitic inductive and capacitive elements (that lie between regulator and load) on the transient response .

Even though there are variety of topologies available for on chip voltage regulation the linear regulators and switching regulators are commonly used.

A. Linear Regulator

Linear regulator shown in fig[4] is the fundamental building block of every power supply unit. The linear regulator uses the MOSFET to sense the change in output voltage [27]. The most efficient linear regulator is low drop out linear voltage regulator and the dropout refers the amount of voltage drop out to maintain a stable output voltage. Due to their small size they can be used to create multiple supply voltages, it has higher conversion efficiency if difference between input and output voltage is small. It also has high quiescent current value at no load conditions.




Fig.4 Linear voltage regulator[16]

Low dropout voltage regulators which can be used for portable electronic products are explained in low dropout voltage regulators for wireless application [16] [20]. In this low dropout voltage regulators Pmos pass transistor is used to reduce quiescent current under no load conditions [31]. Two stage error amplifier is used to sense the change in output voltage relative to the voltage reference (Vref). Frequency compensation circuit is imparted to maintain the stability and the value of capacitor also decreased to pico farad due to frequency compensation circuit so that load capacitance can be imparted in the on-chip. The important characteristic of this type of LDO is that it has a faster transient response so

that when there is a step change in load current, the output voltage reaches a stable value in a short duration of time. The response time depends on closed loop band width of LDO regulator.

B. External capacitor less LDO

Conventional LDO regulator for stability requirement uses a large external capacitor (microfarad range). Large microfarad capacitor cannot be realized on-chip so the capacitor has to be connected externally. A capacitorless LDO is proposed (32) to remove large external capacitor which reduces board real estate and overall cost. In the design of large external capacitor less LDO a differentiator is used which provides fast transient response as well as internal ac compensation.. The trade off that exists between stability and transient response is the most difficult design problem and several iterations of design procedure is needed further the size of the capacitor C_f increases the area.

C. Switching Regulators

Switching regulators can be used on-chip and it needs an oscillator, pass elements, inductors, capacitors and diodes [28]. The response time of switching converters depends on frequency of oscillators and it is much smaller than linear regulators.

Switched capacitors regulators [17][25][26] shown in fig[5]are easier to implement but the capacitors are periodically charged and discharged through the resistive switches so that converter cycles through number of switched networks which leads to losses. Two oppositely phased switches are used in one clock phase capacitors are charged with a constant current and in other phase all the capacitors are connected in series with input source and connected to the output load. The output voltage is sensed through a feedback network and it controls the amount of charging current and the output much depends on the input. Switched capacitor regulators suffers from several drawbacks i) efficiency depends on V_{out} to V_{in} ratio ii) conversion ratio is predetermined by circuit topology iii) switched capacitor provide a solution for eliminating the inductor in power converters but it needs a large capacitor to deliver large currents. The efficiency of switched capacitor converter can be improved by selecting the conversion ratio based on loading conditions and input voltage [25].




Fig.5 Switched capacitor voltage regulator [17]

D. Integrated Inductor MEMS Approach

MEMS approach [29][30] can be used to realize the inductors and the main drawback of this approach is the process incompatibility with fabrication process. It is difficult to interface this type of dc/dc converters on-chip in CMOS process. The MEMS inductors has low Q value at high inductance values, product cost is also high. Further research can be done on these MEMS inductors so that it can be used in power supply circuit

E. Virtual Inductor Op-amp Realization

Integrated inductor can be realized through gyrator given in Fig [6]. An inductor can be replaced with assembly containing resistors, capacitor, transistor or Op-Amp[24]. The circuit works by inverting and multiplying the effect of the capacitor in an RC differentiating circuit, where the voltage across the resistor behaves through time in the same manner as the voltage across an inductor. The op-amp follower buffers this voltage and applies it back to the input through the resistor R_L . The desired effect is an impedance of the form of an ideal inductor L with a series resistance R_L . Gyrators can be used to realize inductors from the range of micro Henry to mega Henry but the simulated inductors do not have inherent storage capacity as real inductors and does not respond to sudden input change as real inductor do. Since, gyrator uses active elements it can function as gyrator up to the power supply range of active circuits and furthermore transient response depends on the bandwidth of the active element.




Fig.6 Gyrator [24]

F. Inductor multiplier Technique

Inductor multiplier technique developed uses a small inductor [6], fig [6] its value is multiplied several times as required by on chip clusters. In this realization effective inductance between two points is increased by allowing the current ripple in the inductor to increase with voltage across the inductor constant.




Fig.7 Switching regulator with inductor multiplier [6]

This novel concept maximizes the use of integrated inductors for SOC implementation of voltage regulators. The drawback of this technique is that it has higher power dissipation which reduces the efficiency of the converter.

G. Hysteric control Buck Converter

In hysteric control buck converter [8] given in fig[7], PMOS and NMOS transistors are used to form an inverter that Switches on-off.




Fig.8 Hysteric control buck converter [8]

When switch is in on position the input voltage is applied to inductor is removed when switch is in off position input voltage applied to inductor is removed. The output voltage V_{out} to the load is given back as input to the hysteric comparator, compares the regulated output voltage with threshold voltage. If the regulated output voltage is smaller than lower threshold value then PMOS transistor is turned on, if it is greater than higher threshold value then NMOS transistor is turned on. Since V_{out} is sensed directly by the comparator hysteric control can react quickly to sudden load transients.

H. Adaptive Supply Regulator

Power dissipation in digital circuit is dominant by dynamic power. To reduce the dynamic power dissipation in digital circuit energy efficient adaptive power supply regulator is proposed (22). A digital controller for adaptive supply regulator has been described which utilizes feedback loop to minimize output transients (23). Integral component in this design is a buck converter and the regulated output of this converter is average voltage of a PWM. In the feedback loop a voltage controlled oscillator is used which monitors the variation in circuit performance and scales the regulated voltage of a buck converter via loop controller (PID controller). This loop compensates for any variations and provides a stable constant output voltage to the load. Both the fixed frequency and variable frequency loop controller has been designed. In the fixed frequency controller the conversion efficiency decreases as regulated output voltage decreases, the efficiency is also limited by fixed overhead power consumption. These difficulties can be overcome with a variable frequency controller where a high conversion efficiency can be obtained over a dynamic voltage level but the efficiency will be degraded for the low load conditions. In low load conditions loop enters a non linear mode and buck converter operates discontinuously.

I. On-chip Switching Regulator using Current Staggering

Current staggering technique is used in an on chip voltage regulator for multi-core processors [4].The current staggering is a architectural technique applied to a multiphase buck converter which minimizes the voltage variations during current transients. In conventional techniques voltage variations can be reduced by increasing switching frequency, but increasing the switching frequency leads to conduction losses and switching losses. Increasing the number of phases will reduce the conduction losses but increases switching losses. This current staggering will be an efficient technique in reducing the voltage variation problems due to current transients. The change in voltage dv can be minimized by reducing the ratio di/dt . The dt value can be increased to reduce the value of di/dt so that the inductance value can be reduced. But reducing the inductance value results in larger voltage variations problems when current consumption increases during short time intervals. The current staggering technique will be effective only when sudden variations of current occur in small value, also the staggering requires the processor to turn on and off circuits gradually. There is significant power leads to performance loss.

Both linear and switching regulators are analyzed were the linear regulators has faster transient response and provide clean output but the main drawback is that output depends on input which reduces the efficiency. The power dissipation is also very high when the output voltage is much lower than the input voltage. Switching regulators has higher conversion efficiency but duty cycle determines the amount of charge delivered to the load .Further the size of capacitor and inductor is large .If the value capacitor and inductor is reduced then it reduces the response time. The other major difficulty is the fabrication of inductor on chip and output voltage is also noisy.

The above discussed single stage regulators faces challenges from both input and output side .The regulator suffers from input voltage variations and severe load transients from output side. Since it is difficult for the single stage regulator to face the challenges from both input and output side a two stage regulator is designed were the first stage consists of a switching regulator and second stage consists of linear regulator .

TABLE I Comparative Evaluation [6]

	SOC Feasibility	Output Power	Area	Efficiency
Switched Capacitor	Worst	Low	High	Good
External Inductor	Worst	Highest	Highest	Best
Linear Regulator	Better	Low	Lowest	Worst
MEMS	Good	Medium	High	Poor
Virtual Inductor	Best	Medium	Low	Moderate
Inductor Multiplier	Best	Medium	Low	Moderate

IV. TWO STAGE ON-CHIP VOLTAGE REGULATION

A . Hybrid Switching Regulator

On-chip two stage approach consisting of switched capacitor regulator as first stage for high voltage conversion and second stage consists of linear regulator for low voltage conversion however this approach has low efficiency [11].An alternative method of two stage voltage regulation technique shown in fig[9] is the use of buck type switching regulator placed off-chip [3] as a first stage to step down the input voltage and the duty cycle of switching regulator is modulated by pulse width modulation to control the amount of power delivered to the load. Switching regulators are placed off chip due to the presence of large size inductors to ensure clean output voltage.




Fig.9 Two stage voltage regulator [3]

Before going to the load the supply will go undergo the second level of regulation by the linear regulator placed on chip to the bring the voltage level close to different load requirements which minimizes the package level fluctuations

The main drawback with this technique is the presence of low pass filter in switching regulator stage attenuates the high frequency square wave and furthermore the efficiency of regulator depends on duty cycle and there is high quiescent current at no load conditions. The transient response will also be reduced when there is a larger change in load conditions and further the output of switching regulator exhibits ripple due to filter inductor and inherited by linear regulator placed on-chip. An alternative filter design can be used in this technique to improve the efficiency and isolation scheme can be used between the two stages to prevent the irregularities inheriting one another.

B.3D Switching & Linear Regulator

Linear and switch mode conversion technique for 3D circuits is proposed [1]. In 3D linear converter the current is distributed within the interconnect network. The RLC transmission lines are connected by 3D vias. Different switching events occur at different time for relative long periods of times, producing DC current load fluctuations. A distributed filter[2] is used instead of conventional LC filter in 3D switching regulator. This type of filter can be utilized as low pass filter in buck converter. The filter is composed of transmission lines terminated by lumped capacitance. The inter plane structure is connected by 3D vias. At the n plane load is represented as periodic current load and a reference clock signal. Switching 3D circuits exhibits a higher efficiency as compared to other on chip switching regulator due to the low resistance of distributed filter .

The primary advantage of this technique is that it is able to provide large amount of current to the load and further the large size inductor is removed. The average power consumed by power MOSFETs and driving buffers is composed of resistive and dynamic power losses. Increasing the width of power MOSFET reduces the resistive losses and increases the dynamic losses. To Minimize the power dissipation of the entire network differently sized power MOSFETs are needed. The switching converter with a distributed filter is an iterative approach since effective output resistance of power MOSFETS affects the magnitude of duty cycle which determines the output voltage. Due to heavy losses at higher switching range switching converter with a distributed filter can be used up to a critical conversion ratio above that value linear filter has to be used.

TABLE II Comparative Evaluation

	Hybrid Regulator	3D Switching & Linear Regulator
SOC Feasibility	Medium	Better
Output Power	Good	Medium
Area	High	Low
Efficiency	Good	Medium

V. CONCLUSION

In this paper survey on the regulator topologies that have been used for system on a chip as well as their benefits and drawbacks were discussed. Off-chip regulators occupy a significant portion of the PCB area and make it costly. Furthermore off-chip voltage regulators operate at low frequencies, which prevent them from adjusting to new voltages rapidly. Also there are parasitic elements (inductance and capacitance) in the power delivery network between the voltage regulator module and the load which affect the voltage variation problem. Single stage on-chip voltage regulators operating at high switching frequencies avoids bulky filter components such as inductors and capacitors and allows filter capacitor to be integrated entirely on-chip and enable fast voltage transients. But the single stage voltage regulator suffers from severe input voltage variations and load transients so it is difficult for a single stage voltage regulator to face challenges from both input side and output side. Hybrid two stage voltage regulation techniques has proposed with buck type switching regulator as first stage to step down voltage serves as the input for the linear regulator connected as second stage to deliver the different voltage levels according load requirements.

In linear and switching regulators proposed for 3D integrated circuit uses distributed filters instead of conventional LC filter which makes the filter to be placed in the chip which improves the transient response but to reduce the power dissipation the size of the MOSFET should be varied according to different load requirements and further more the size of output capacitor is large enough which increases the area of the chip.

In multi core systems dynamic power management techniques [5] [11] [20] [21] such as clock gating, power gating, variable frequency, variable voltage supply, variable

device threshold can be implemented to a chip as a whole or it can be implemented individually to each core and advanced pulse width modulation techniques [41] can be used to improve the performance. These techniques can improve the efficiency, minimize the power dissipation and provide a better voltage control. Optimization techniques and isolation techniques or alternative filter design [37] can also be added to the above mentioned power management schemes to improve the efficiency.

TABLE III Comparative Evaluation

	SOC Feasibility	Output Power	Area	Efficiency
Off-Chip	Worst	Low	High	Poor
Single stage	Medium	Better	High	Better
Two Stage	Better	High	Medium	Best

ACKNOWLEDGMENT

Author thank the Management & Principal of Sri Ramakrishna Engineering College for the facilities provided and consistent encouragement

REFERENCES

- Jonathan Rosenfled and Eby G.Friedman "Linear and Switch-Mode Conversion in 3-D Circuits" *IEEE J.Very Large scale Integration (VLSI) Systems*, vol.19, no.11, November 2011.
- Jonathan Rosenfled and Eby G.Friedman "A Distributed Filter Within a Switching Converter for Application to 3-D Integrated Circuits" *IEEE J.Very Large scale Integration (VLSI) Systems*, vol.19, no.6, June 2011.
- Juliana Gjanci, Masud.H.Chowdhury, "A Hybrid Scheme for On-Chip Voltage Regulation in System –On-a-Chip(SOC)" *IEEE J.Very Large scale Integration (VLSI) Systems*, vol.19, no.11, November 2011.
- W. Kim, et. El, "Enabling On-Chip Switching Regulators for Multi-Core Processors using Current Staggering," Workshop on Architectural Support for Giga scale Integration 2007, held in conjunction with ISCA 2007.
- R. Bergamaschi, et.El, "Exploring Power Management in Multi-Core Systems", Design Automation Conference, Asia and South Pacific, pp. 708–713, 2008.
- A. Makharia and G. A. Rincon-Mora. "Integrating Power Inductors onto the IC-SOC Implementation of Inductor Multipliers for DC-DC Converters", *Industrial Electronics Society, the 29th Annual Conference of the IEEE*, vol.1, pp.556-561, 2003.
- C. Jia, B. Qin, Z. Chen, "A Linear Voltage Regulator for PLL in SOC Application," *International Conference on Wireless Communications, Networking, and Mobile Computing*, pp. 1 – 4, 2006.
- G. Schrom, et. El, "A 480-MHz, Multi-Phase Interleaved Buck DC-DC Converter with Hysteretic Control," *IEEE Power Electronics Specialist Conference*, 2004.
- V. Telandro, A. Malherbe, H. Barthelemy, "On-Chip Voltage Regulator Protecting Against Power Analysis Attacks," *IEEE International Midwest Symposium on Circuits and Systems*, vol.2, pp. 507 – 511, 2006
- X. Yuan, X. Wu, M. Zhao and X. Yan, "A Smart Hot Swap Controller IC Design", *IEEE Conference on Electron Devices and Solid-State Circuits*, pp. 293-296, 2005.
- G. Patounakis, Y. Li, K. L. Shepard, "A Fully Integrated On-Chip DC-DC Conversion and Power Management System," *IEEE J.Solid-State Circuits*, vol. 39, No. 3, 2004.
- P. Hazucha, S. Moon, et al. "High Voltage Tolerant Linear Regulator With Fast Digital Control for Biasing of Integrated DC-DC Converters," *IEEE J.of Solid-State Circuits*, vol. 42, No. 1, 2007.

13. V. Balan, "A Low-Voltage Regulator Circuit With Self-Bias to Improve Accuracy," *IEEE J. Solid-State Circuits*, vol. 38, No. 2, 2003.
14. H. Martinez, A. Conesa, "Modeling of Linear-Assisted DC-DC Converters," 18th European Conference on Circuit Theory and Design, pp. 611-614, 2007.
15. P. Hazucha, T. Karnik, B.A Bloechel, C. Parsons, D. Finan, and S. Borkar, "Area-Efficient Linear Regulator With Ultra-Fast Load Regulation," *IEEE J.Solid-State Circuits*, vol. 40, No. 4, 2005.
16. S. Yuan, and B. C. Kim, "Low Dropout Voltage Regulator for Wireless Applications," *IEEE 33rd Annual Power Electronics Specialist Conference*, pp. 421-424, vol.2, 2002.
17. D.Maksimovic and S.Dhar, "Switched-Capacitor DC-DC converters for Low-Power On-chip Applications", *Proc.IEEE Power Electronics Specialists Conference*, vol.1.pp 54-59, April 1999.
18. H. Martinez, A. Conesa, "Modeling of Linear-Assisted DC-DC Converters," 18th European Conference on Circuit Theory and Design, pp. 611-614, 2007.
19. J.G.Kassakian and M.F.Schlecht, "High Frequency High Density Converters for Distributed Power Supply Systems" *Proc.IEEE*, vol.76, no.4, Apr.1988
20. T.Simunic and et.al, "Dynamic Voltage Scaling and Power Management for Portable Systems", in *Design Automation Conference*, 2001.
21. P.Macken, M.Degrauwe, M.Van Paemel and H.Oguey, "A Voltage Reduction Techniques for Digital Systems" in *IEEE ISSCC 1990 Dig.Tech.Papers*, Feb.1990 .pp.238-239.
22. M.Horowitz, T.Indermaur and R.Gonzalez, "Low Power Digital Design", in *IEEE Symposium, Low Power Electronics Dig.Tech.Papers*, .pp8-11, Oct.1994.
23. G.Y.Wei and M.A.Horowitz, "A Fully Digital-Energy Efficient, Adaptive Power Supply Regulator", *IEEE.J. Solid-State Circuits*, vol.34, no.4 .April 1999.
24. Y. Panov and M. Jovanovic. "Design Considerations for 12-V/1.5-V, 50-A Voltage Regulator Modules," *IEEE Trans. Power Electronics*, 16(6), (2001).
25. M.S.Makowski, D.Maksimovic, "Performance Limits of Switched Capacitor DC-DC Converters", in *Proc.IEEE Power Electronics Specialists Conference*, vol.2, pp.1251-1221, May 1995.
26. G.Zhu and A.Ioinovici, "Switched Capacitor Power Supplies: DC Voltage ratio, Efficiency, Ripple and Regulation", *Proc.IEEE Int.Symp Circuits Systems*, vol.1. pp 553-556, July 1996.
27. T.Endoh, K.Sunag, H.Sakuraba and F.Masuoka, "An On-Chip Power 96.5% Current efficiency CMOS linear regulator Using a flexible control technique of output current", *IEEE J.Solid State Circuits*, vol.36, no.1, pp 34-39, Jan 2001.
28. J.Lee, G.Hatcher and L.Vanderberghe, "Evaluation of Fully Integrated Switching Regulators for CMOS Process Technology", *IEEE. Journal of Very Large Scale Integration Systems*, vol. 15, no.9, pp.1017-1027, Sep.2007.
29. S.Iyengar, T.M.Liakopoulos and C.H.Ahn, "A DC/DC Boost Converter Towards on-chip Integration Using New Micromachined Planar Inductors", *Proc.IEEE Power Electronics Specialists Conference*, vol.1. pp.72-76, April 1999.
30. Daniel.J.Sadler, Wenjin Zhang and Chong H Ahn, "Micromachined Semi-encapsulated Spiral Inductors for Micro Electro Mechanical systems(MEMS)Application", *IEEE Trans magnetic*, vol.33, no.5, pp.670-678, September 1997.
31. G. A. Rincon-Mora and P.E. Allen, "A low-voltage, low quiescent current, low drop-out regulator," *IEEE J. Solid-State Circuits*, vol.33, no. 1, pp. 36-44, Jan. 1998.
32. Robert.J.Milliken, Jose Silva-Martinez, "Fully On-Chip CMOS Low-Dropout Voltage Regulator", *IEEE. J. Circuits & Systems-I*, vol.54., no.9, September 2007.
33. Masud H. Chowdhury, Juliana Gjanci, and Pervez Khaled, "Innovative Power Gating for Leakage Reduction", *Proceedings of the 2008 IEEE International Symposium on Circuits and Systems (ISCAS)* Seattle, WA, USA, May 18-21, 2008, pp.1568-1571.
34. URL www.intel.com, "Evolution of Intel Microprocessors."
35. R.Redl, B.P.Erisman, Z.Zansky, "Optimizing the Load Transient Response of Buck Converters", *IEEE Applied Power Electronics Conference and Exposition (APEC)*, vol.1. pp 170-176, 1998.
36. P.R.Gary and R.G.Meyer, "MOS Operational Amplifier Design-A tutorial overview", *IEEE J.Solid State Circuits*, vol.SC-17, no.6. pp 969-982, Dec 1982.
37. Selcuk Kose and Eby.G.Friedman, "An Area Efficient Fully monolithic Hybrid Voltage regulator", 2010 IEEE Xplore.
38. J.M.Chang and M.Pedram, "Energy minimisation using Multiple Supply Voltages", *IEEE J.Very Large Scale Integration Systems*, vol.5, no.4, pp 425-435, Dec.1997.
39. D.Gardner, A.M.Crawford, S.Wang, "High Frequency (GHZ) and Low resistance Integrated Inductors Using Magnetic Materials", *Interconnect Technology Conference*, pp 101-103, 2001.
40. Nandish Mehta, Bharadwaj Amrutur "Dynamic Supply and Threshold Voltage Scaling for CMOS Digital Circuits Using In-Situ Power Monitor" in *IEEE J.Very Large Scale Integration Systems* vol.20, no. 5, May 2012
41. Chia-An Yeh, Yen-Shin Lai "Digital Pulsewidth Modulation Technique for a Synchronous Buck DC/DC Converter to Reduce Switching Frequency" *IEEE J.Industrial Electronics* vol.59, no.1, Jan 2012
42. URL www.maxim-ic.com, "Regulator Topologies for Battery Powered Systems," Jan, 2001.

AUTHORS PROFILE



V. Radhika received her B.E degree from R.V.S College of Engineering & Technology, Dindigul and M.E degree from Kumaraguru College of Technology, Coimbatore. She is currently working as Assistant Professor in Sri Ramakrishna Engineering College, Coimbatore. Her area of interest includes low power VLSI, ASIC. She is a member of ISTE & IEEE.



Dr. K. Baskaran is with the Department of Computer Science Engineering in Government College of Technology, Coimbatore. He is a member of IEEE, ISTE and his research areas include mobile computing and wireless communication and VLSI.



N. Kirthika received the Bachelor of Engineering degree in Electronics and Communication Engineering from Avina shalingam University, coimbatore, India, in 2009 and received Master of Engineering degree from the Department of VLSI Design, Anna University of Technology, Coimbatore, India. She is currently working as Assistant Professor at Sri Ramakrishna Engineering College, Coimbatore. Her area of interest includes solid state devices, VLSI fabrication & VLSI architecture. Her area of interest includes solid state devices, VLSI fabrication & VLSI architecture.