

# Designing & FPGA Implementation of IIR Filter Used for detecting clinical information from ECG

Manish Kansal, Hardeep Singh Saini, Dinesh Arora

**Abstract:** This paper describes an approach to design and implementation of digital filter algorithms based on field programmable gate arrays (FPGAs). The advantages of FPGA approach to digital filter implementation include higher sampling rates than are available from traditional DSP chips, lower cost than ASIC for moderate volume applications. An ECG is a simple and useful test which records the rhythm and electrical activity of the heart of the patient that suffers from any heart disease.

While recording ECG signal it gets corrupted due to different noise interferences and artefacts. Noise and interference are usually large enough to obscure small amplitude features of the ECG that are of physiological or clinical interest. The bandwidth of the noise overlaps that of wanted signals, so that simple filtering cannot sufficiently enhance the signal to noise ratio... We have used MATLAB for this purpose as it is the most advanced tool for DSP applications. Also it helps to verify the design and results that comes from the hardware.

**Keywords:** FIR, IIR, FPGA, Mat lab, VHDL.

## I Introduction

Electrocardiogram (ECG) is one of the most important electrical signals in the field of medical science which has a great need to be processed before further analysis. There are various methods to remove the noise of the ECG signal which may involve the IIR or FIR filter. Each has its own advantages and disadvantages. FIR filter because of its finite impulse response is always stable but its number of coefficients is very large, so it needs a larger memory space to store its coefficients. On the other hand the IIR filter has less number of coefficients and can be unstable sometimes due feedback loop involved in it. Essentially, Equation for FIR filtering is a 1-D convolution between the filter coefficients and the input data. In performing convolution, one of the two sets of numbers is reversed and "slid past" the other.

Manuscript published on 30 October 2011.

\* Correspondence Author (s)

**Dr. Anubhuti Khare\***, Reader, Department of Electronics and Communication, University Institute of Technology, Rajeev Gandhi Technical University, Bhopal, (M.P.), India, (Email:- anubhutikhare@gmail.com)

**Manish Saxena**, Head of Electronics and Communication Department, Bansal Institute of Science and Technology Bhopal (M.P.), India, Mobile: +919826526247 ( Email:- manish.saxena2008@gmail.com)

**Neha Parmar**, Mtech (Digital Communication), Bansal Institute of Science and Technology Bhopal (M.P.), India (email:- naina0409@gmail.com).

© The Authors. Published by Blue Eyes Intelligence Engineering and Sciences Publication (BEIESP). This is an [open access](http://creativecommons.org/licenses/by-nc-nd/4.0/) article under the CC-BY-NC-ND license <http://creativecommons.org/licenses/by-nc-nd/4.0/>

The resulting stream of numbers is found by taking the sum of the multiplications at each sliding interval. Like the IIR structure, The FIR realization can be highly replica table, which becomes important in the hardware design. One important aspect of FIRs is the linear phase characteristic, which makes it ideal for most digital signal processing applications [1, 2]. Achieve the smaller side lobes in the stop band of. Despite the higher order of the FIR filter, the implementation is feasible in hardware and possesses the necessary linear phase property needed by channel models. Filter properties, design criteria, and the applications are the important parameters used to decide which filter to choose.

## II Designing Process of IIR Filter

The Digital Filter Design problem involves the determination of a set of filter coefficients to meet a set of design specifications. These specifications typically consist of the width of the pass band and the corresponding gain, the width of the stop band(s) and the attenuation therein; the band edge frequencies (which give an indication of the transition band) and the peak ripple tolerable in the pass band and stop band(s). Plainly the IIR filter is not difficult to understand. An ECG waveform has been shown below before and after addition of baseline and power line noise




Figure1: ECG waveform before and after Noise

We take a set of samples a fixed time apart, and multiply them by a set of coefficients.



Software synthesis tools translate high-level language descriptions of the implementation into formats that may be loaded directly into the FPGAs.

An increasing number of design changes through software synthesis become more cost




Figure 3 FPGA Design Flow

effective than similar changes done for hardware prototypes. In addition, the implementation may be constructed on existing hardware to help further reduce the cost [8, 9]. This the entire process for designing a device that guarantees that you will not overlook any steps and that you will have the best chance of getting backs a working prototype that functions correctly in your system. The design flow consists of the steps in:

Step 1: Writing a Specification

The importance of a specification cannot be overstated. This is an absolute must, especially as a guide for choosing the right technology and for making your needs known to the vendor. As specification allows each engineer to understand the entire design and his or her piece of it. It allows the engineer to design the correct interface to the rest of the pieces of the chip. It also saves time and misunderstanding. There is no excuse for not having a specification.

A specification should include the following information:

- An external block diagram showing how the chip fits into the system.
- An internal block diagram showing each major functional section.
- A description of the I/ pins including
- Output drive capability
- Input estimates including
- Timing estimates including
- Setup and hold times for input pins
- Propagation times for output pins.
- Clock cycle time
- Estimated gate count
- Package type

It is also very important to understand that this is a living document. Many sections will have best guesses in them, but these will change as the chip is being designed.

Step 2: Choosing a Technology

Once a specification has been written, it can be used to find the best vendor with a technology and price structure that best meets your requirements.

Step 3: Choosing a Design Entry Method

One must decide at this point which design entry method you prefer. For smaller chips, schematic entry is often the method of choice, especially if the design engineer is already familiar with the tools. For larger designs, however, a hardware description language (HDL) such as Verilog or VHDL is used because of its portability, flexibility, and readability. When using a high level language, synthesis software will be required to “synthesize” the design. This means that the software create slow level gates from the high level description.

Step 4: Choosing a Synthesis Tool

One must decide at this point which synthesis software you will be using if you plan to design the FPGA with an HDL.



This is important since each synthesis tool has recommended or mandatory methods of designing hardware so that it can correctly perform synthesis. It will be necessary to know these methods up front so that sections of the chip will not need to be redesigned later on. At the end of this phase it is very important to have a design review. All appropriate personnel should review the decisions to be certain that the specification is correct, and that the correct technology and design entry method have been chosen.

### Step 5: Designing the chip

It is very important to follow good design practices. This means taking into account the following design issues.

### Step 6: Simulating- Design Review

Simulation is an ongoing process while the design is being done. Small sections of the design should be simulated separately before hooking them up to larger sections. There will be much iteration of design and simulation in order to get the correct functionality. Once design and simulation are finished, another design review must take place so that the design can be checked. It is important to get others to look over the simulations and make sure that nothing was missed and that no improper assumption was made. This is one of the most important reviews because it is only with correct and complete simulation that you will know that your chip will work correctly in your system.

### Step 7: Synthesis

If the design was entered using an HDL, the next step is to synthesize the chip. This involves using synthesis software to optimally translate your register transfer level (RTL) design into a gate level design that can be mapped to logic blocks in the FPGA. This may involve specifying switches and optimization criteria in the HDL code, or playing with parameters of the synthesis software in order to insure good timing and utilization.

### Step 8: Place and Route

The next step is to lay out the chip, resulting in a real physical design for a real chip. This involves using the vendor's software tools to optimize the programming of the chip to implement the design. Then the design is programmed into the chip.

### Step 9: Resituating – Final Review

After layout, the chip must be resituated with the new timing numbers produced by the actual layout. If everything has gone well up to this point, the new simulation results will agree with the predicted results. Otherwise, there are three possible paths to go in the design flow. If the problems encountered here are significant, sections of the FPGA may need to be redesigned. If there are simply some marginal timing paths or the design is slightly larger than the FPGA, it may be necessary to perform another synthesis with better constraints or simply another place and route with better constraints. At this point, a final review is necessary to confirm that nothing has been overlooked.

### Step 10: Testing

For a programmable device, we have to simply program the device and immediately have your prototypes. You then have the responsibility to place these prototypes in your system and determine that the entire system actually works

correctly. If you have followed the procedure up to this point, chances are very good that your system will perform correctly with only minor problems. These problems can often be worked around by modifying the system or changing the system software. These problems need to be tested and documented so that they can be fixed on the next revision of the chip.

However, it is possible to replace a general purpose DSP chip and design special hardware digital filters which will operate at video-speed sampling rates. In other cases, the speed limitations can be overcome by first storing the high speed ADC data in a buffer memory. The buffer memory is then read at a rate which is compatible with the speed of the DSP-based digital filter.

## IV Conclusion

By observing the VHDL simulation results of IIR and FIR filters we conclude that both the filters perform their filtering functions correctly which matches the MATLAB design of the filters. Low pass IIR filter gave the correct pre-synthesis and post-synthesis simulation results and requires less memory on FPGA kit as comparison to FIR Post place and route simulation was used to find the actual delays caused by the hardware implementation of the IIR filter on FPGA. We found that the delay between FSCLK and MCLK is 6.5 ns and delay between input and output signal is 998396.5 ns.

## V Results & Waveforms

We have designed the filter first in MATLAB in order to check the feasibility of the specifications in MATLAB. We get the desired results in MATLAB. Then the filter with the desired specifications was designed in VHDL and simulated in Modelsim software and after that burned on FPGA kit.




Figure 4: Modelsim Output.



The VHDL code of the digital IIR filter was simulated in Modelsim and the following waveforms were obtained. (Figure 4) After checking the filtered output the delay between the input signal and the output signal was calculated from the Modelsim wave window (Figure 4)

The input wave consisting of the two waves has been shown in fig below.




Figure 5: input wave consisting of two sine waves

When input wave has been applied to digital filter the output consists of one wave form which is desired wave and all other waves has been removed by the filter. As shown below out of two input waves only required wave is obtained in output. Basically all other waves are Noises which are added in ECG signal .




Figure 6: Output of the filter when the input of figure 5 was given as input

After that numerator and denominator coefficients has been calculated which has been shown in following Figures




Figure 7: Plot of numerator coefficients of IIR filter designed




Figure 8: Plot of denominator coefficients of IIR filter designed

Finally FPGA kit has been burned and slots has been finalised or reserved for various components used in IIR filter. A burned FPGA kit has been shown in figure.






Figure 9: FPGA kit

### REFERENCES

1. ShanthalaS, S.Y.Kulkarni, "High speed and low power FPGA Implementation for DSP applications", European Journal of Scientific Research, ISSN 1450-216X, vol. 31, no.1 , pp. 19-28, November 2009.
2. Maheshs.Chavan, AGARWALA, "Comparative Study of Chebyshev I And Chebyshev II Filter used For Noise Reduction in ECG Signal", International Journal of Circuits, Systems and Signal Processing Issue 1, vol. 2, December 2008.
3. Appealed and B. Liu. "A New Hardware Realization of Digital Filters", IEETrans. On Acoust. Speech, Signal Process., vol. 22, pp. 456-462, December 2007.
4. Mahesh S. Chavan, R.A. Agarwala, M.D. Uplane, "Application of Chebyshev II digital filter for noise reduction in ECG Signal", WSEAS transactions on Circuits and Systems, vol. 4, no.10, pp. 1260-1267, Oct 2005.
5. X. Hu, L. S. DeBrunner, and V. DeBrunner, "An efficient design for FIR filters with Variable precision", IEEE Int. Symp. On Circuits and Systems, vol. 4, pp. 365-368, May 2002.
6. S. C. Chan, W. Liu, and K. L. Ho., "Multiplier less perfect reconstruction Modulate filterbanks with sum-of-powers-of-two coefficients", IEEE Signal Processing Letters, vol. 8, no. 6, pp. 163-166, June 2001.
7. Christov II., "Dynamic power line interference subtraction from biosignals", J Med Technology, vol. 24, pp. 169-172, July 2000.
8. Y. C. Lim, R. Yang, D. Li and J. Song., "Signed-power-of-two term allocation scheme for the design of digital filters", IEEE Transactions on Circuits and Systems II, vol. 46, pp. 577-584, May 1999.
9. Sanjit K. Mitra James F Kaiser, "Handbook for Digital Signal Processing", John Wiley & Sons, Inc 1993.
10. VHDL, Douglas L. Perry, Second Edition, McGraw Hill, 1993.
11. Escalon OJ, Mitchell RH, Balderson DE, Harron DW, "Fast and reliable QRS alignment technique for high frequency analysis of signal-averaged ECG", Med Biology Suppl, pp. 137-146, october 1993.
12. Yi-Shang, Hemet al., "P-wave detection by an adaptive QRS-T cancellation technique", IEEE. Friesen GM, Jannett TC, Jadallah MA, 1987.



**Mr Manish kansal** is presently working as HOD in the department of Electronics & communication Engineering in Panchkula Engineering College, Barwala. He has more than six year experience of teaching and industry. He has completed Btech (ECE) from Shri Krishan Institute of Engg & Technology, Kurukshetra University, Kurukshetra in 2005 and completed M.TECH (ECE) from MMEC, Mullana University in 2011. He has published many research papers in various International conferences and international Journals. His area of interests are DSP, telecommunication & Computer hardware. DSP, telecommunication & Computer hardware.



**Hardeep Singh** obtained his Master's degree in Electronics & Communication Engineering from Punjab Technical University, Jalandhar in 2007. He is presently working as Associate Professor at Indo Global College of Engineering, Abhipur (Mohali). He is author of 5 books in the field of Communication Engineering, and He has presented 13 papers in international/national conferences. He is a life member of the IETE (India). He is pursuing Ph. D. from Singhania University, Rajasthan.



**Dinesh Arora** obtained his B.Tech in Electronics & Communication Engineering from SUS Engg. College Tangori Distt. Mohali in 2002. He obtained his Master's degree in Electronics & Communication Engineering from Punjab Technical University, Jalandhar in 2007. He is pursuing Ph. D. from Singhania University, Rajasthan. He is presently working as Associate Professor at Swami Devi Dyal Institute of Engineering & Technology Barwala (Haryana). He has presented 10 papers in international/national conferences.